soc/amd/cezanne: Update XHCI GPE to use constant

The GPE number used for XHCI has now been defined in AMD's common code
in CB:67936. Change over existing code to use this new definition.

BRANCH=guybrush
BUG=b:186792595
TEST=Ran on nipperkin device and verified that XHCI events string use
GPE 31.

Signed-off-by: Robert Zieba <robertzieba@google.com>
Change-Id: I9c2a44f7d2eb47422ae8c585e5e01ea0b420d461
Reviewed-on: https://review.coreboot.org/c/coreboot/+/69917
Reviewed-by: Martin Roth <martin.roth@amd.corp-partner.google.com>
Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Robert Zieba 2022-11-18 18:28:55 +00:00 committed by Felix Held
parent 6f8f482066
commit 3db7b46804
1 changed files with 3 additions and 2 deletions

View File

@ -2,6 +2,7 @@
#include <amdblocks/gpio.h> #include <amdblocks/gpio.h>
#include <amdblocks/smi.h> #include <amdblocks/smi.h>
#include <amdblocks/xhci.h>
#include <bootstate.h> #include <bootstate.h>
#include <device/device.h> #include <device/device.h>
#include <drivers/usb/pci_xhci/pci_xhci.h> #include <drivers/usb/pci_xhci/pci_xhci.h>
@ -11,13 +12,13 @@
static const struct sci_source xhci_sci_sources[] = { static const struct sci_source xhci_sci_sources[] = {
{ {
.scimap = SMITYPE_XHC0_PME, .scimap = SMITYPE_XHC0_PME,
.gpe = GEVENT_31, .gpe = XHCI_GEVENT,
.direction = SMI_SCI_LVL_HIGH, .direction = SMI_SCI_LVL_HIGH,
.level = SMI_SCI_EDG .level = SMI_SCI_EDG
}, },
{ {
.scimap = SMITYPE_XHC1_PME, .scimap = SMITYPE_XHC1_PME,
.gpe = GEVENT_31, .gpe = XHCI_GEVENT,
.direction = SMI_SCI_LVL_HIGH, .direction = SMI_SCI_LVL_HIGH,
.level = SMI_SCI_EDG .level = SMI_SCI_EDG
} }