mainboard/google/meowth: Enable ECT again
Previously ECT was disabled in commit 22401, on D0 stepping system and FSP version 7.x.20.52, disabling ECT will cause memory training failure and the system is stuck at post code 00D5h. BUG=b.72473063 TEST=Apply patch and build coreboot image, flash into meowth P0 system with D0 stepping silicon installed, system can pass memory training and boot up into OS. Change-Id: I7dd0a7dfe2993ad9cfaf00050175e5a47468b471 Signed-off-by: Lijian Zhao <lijian.zhao@intel.com> Reviewed-on: https://review.coreboot.org/23645 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-by: Nick Vaccaro <nvaccaro@google.com>
This commit is contained in:
parent
b924f40570
commit
3dd7d84c7c
|
@ -82,8 +82,8 @@ static const struct lpddr4_cfg meowth_lpddr4_cfg = {
|
|||
/* Meowth is a non-interleaved design */
|
||||
.dq_pins_interleaved = 0,
|
||||
|
||||
/* Disable Early Command Training */
|
||||
.ect = 0,
|
||||
/* Enable Early Command Training */
|
||||
.ect = 1,
|
||||
};
|
||||
|
||||
const struct lpddr4_cfg *variant_lpddr4_config(void)
|
||||
|
|
Loading…
Reference in New Issue