CBMEM CONSOLE: Enable coreboot CBMEM console.
The appropriate Makefiles are modified to include the required source code in compilation. Change-Id: I91842b1ba0f89d611d3249b63c020a2713a9124f Signed-off-by: Vadim Bendebury <vbendeb@chromium.org> Reviewed-on: http://review.coreboot.org/722 Tested-by: build bot (Jenkins) Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
This commit is contained in:
parent
1078c67af1
commit
3e31600e62
|
@ -18,6 +18,8 @@ driver-$(CONFIG_CONSOLE_SERIAL8250MEM) += uart8250mem_console.c
|
|||
driver-$(CONFIG_USBDEBUG) += usbdebug_console.c
|
||||
driver-$(CONFIG_CONSOLE_LOGBUF) += logbuf_console.c
|
||||
driver-$(CONFIG_CONSOLE_NE2K) += ne2k_console.c
|
||||
driver-$(CONFIG_CONSOLE_CBMEM) += cbmem_console.c
|
||||
|
||||
|
||||
$(obj)/console/console.ramstage.o : $(obj)/build.h
|
||||
$(obj)/console/console.romstage.o : $(obj)/build.h
|
||||
|
|
|
@ -11,6 +11,7 @@ romstage-$(CONFIG_CACHE_AS_RAM) += ramtest.c
|
|||
romstage-$(CONFIG_HAVE_ACPI_RESUME) += cbmem.c
|
||||
romstage-$(CONFIG_CONSOLE_SERIAL8250) += uart8250.c
|
||||
romstage-$(CONFIG_CONSOLE_SERIAL8250MEM) += uart8250mem.c
|
||||
romstage-$(CONFIG_CONSOLE_CBMEM) += cbmem_console.c
|
||||
romstage-$(CONFIG_CONSOLE_NE2K) += ne2k.c
|
||||
romstage-$(CONFIG_CONSOLE_NE2K) += compute_ip_checksum.c
|
||||
romstage-$(CONFIG_USBDEBUG) += usbdebug.c
|
||||
|
@ -34,6 +35,7 @@ ramstage-y += clog2.c
|
|||
ramstage-y += cbmem.c
|
||||
ramstage-$(CONFIG_CONSOLE_SERIAL8250) += uart8250.c
|
||||
ramstage-$(CONFIG_CONSOLE_SERIAL8250MEM) += uart8250mem.c
|
||||
ramstage-$(CONFIG_CONSOLE_CBMEM) += cbmem_console.c
|
||||
ramstage-$(CONFIG_USBDEBUG) += usbdebug.c
|
||||
ramstage-$(CONFIG_BOOTSPLASH) += jpeg.c
|
||||
ramstage-$(CONFIG_TRACE) += trace.c
|
||||
|
|
Loading…
Reference in New Issue