mb/google/brya/var/kano: Update thermal table
Update thermal setting from thermal team. BUG=b:205648035 TEST=build and verified by thermal team. Signed-off-by: David Wu <david_wu@quanta.corp-partner.google.com> Change-Id: If5082462b79c88ecf510f7a552381c792604366e Reviewed-on: https://review.coreboot.org/c/coreboot/+/59572 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com>
This commit is contained in:
parent
8928ae380b
commit
3e8ca37b6c
|
@ -59,23 +59,39 @@ chip soc/intel/alderlake
|
||||||
.target = DPTF_CPU,
|
.target = DPTF_CPU,
|
||||||
.thresholds = {
|
.thresholds = {
|
||||||
TEMP_PCT(85, 90),
|
TEMP_PCT(85, 90),
|
||||||
TEMP_PCT(80, 80),
|
TEMP_PCT(75, 80),
|
||||||
TEMP_PCT(75, 70),
|
TEMP_PCT(68, 70),
|
||||||
|
TEMP_PCT(62, 60),
|
||||||
|
TEMP_PCT(55, 50),
|
||||||
|
TEMP_PCT(50, 40),
|
||||||
|
TEMP_PCT(40, 30),
|
||||||
|
}
|
||||||
|
},
|
||||||
|
[1] = {
|
||||||
|
.target = DPTF_TEMP_SENSOR_1,
|
||||||
|
.thresholds = {
|
||||||
|
TEMP_PCT(60, 90),
|
||||||
|
TEMP_PCT(55, 80),
|
||||||
|
TEMP_PCT(52, 70),
|
||||||
|
TEMP_PCT(48, 60),
|
||||||
|
TEMP_PCT(44, 50),
|
||||||
|
TEMP_PCT(40, 40),
|
||||||
|
TEMP_PCT(36, 30),
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
}"
|
}"
|
||||||
|
|
||||||
## Passive Policy
|
## Passive Policy
|
||||||
register "policies.passive" = "{
|
register "policies.passive" = "{
|
||||||
[0] = DPTF_PASSIVE(CPU, CPU, 95, 5000),
|
[0] = DPTF_PASSIVE(CPU, CPU, 90, 5000),
|
||||||
[1] = DPTF_PASSIVE(CPU, TEMP_SENSOR_0, 75, 5000),
|
[1] = DPTF_PASSIVE(CPU, TEMP_SENSOR_0, 55, 5000),
|
||||||
[2] = DPTF_PASSIVE(CPU, TEMP_SENSOR_1, 75, 5000),
|
[2] = DPTF_PASSIVE(CPU, TEMP_SENSOR_1, 55, 5000),
|
||||||
[3] = DPTF_PASSIVE(CHARGER, TEMP_SENSOR_2, 75, 5000),
|
[3] = DPTF_PASSIVE(CHARGER, TEMP_SENSOR_2, 55, 5000),
|
||||||
}"
|
}"
|
||||||
|
|
||||||
## Critical Policy
|
## Critical Policy
|
||||||
register "policies.critical" = "{
|
register "policies.critical" = "{
|
||||||
[0] = DPTF_CRITICAL(CPU, 105, SHUTDOWN),
|
[0] = DPTF_CRITICAL(CPU, 100, SHUTDOWN),
|
||||||
[1] = DPTF_CRITICAL(TEMP_SENSOR_0, 85, SHUTDOWN),
|
[1] = DPTF_CRITICAL(TEMP_SENSOR_0, 85, SHUTDOWN),
|
||||||
[2] = DPTF_CRITICAL(TEMP_SENSOR_1, 85, SHUTDOWN),
|
[2] = DPTF_CRITICAL(TEMP_SENSOR_1, 85, SHUTDOWN),
|
||||||
[3] = DPTF_CRITICAL(TEMP_SENSOR_2, 85, SHUTDOWN),
|
[3] = DPTF_CRITICAL(TEMP_SENSOR_2, 85, SHUTDOWN),
|
||||||
|
@ -83,15 +99,15 @@ chip soc/intel/alderlake
|
||||||
|
|
||||||
register "controls.power_limits" = "{
|
register "controls.power_limits" = "{
|
||||||
.pl1 = {
|
.pl1 = {
|
||||||
.min_power = 3000,
|
.min_power = 18000,
|
||||||
.max_power = 15000,
|
.max_power = 28000,
|
||||||
.time_window_min = 28 * MSECS_PER_SEC,
|
.time_window_min = 28 * MSECS_PER_SEC,
|
||||||
.time_window_max = 32 * MSECS_PER_SEC,
|
.time_window_max = 32 * MSECS_PER_SEC,
|
||||||
.granularity = 200,
|
.granularity = 200,
|
||||||
},
|
},
|
||||||
.pl2 = {
|
.pl2 = {
|
||||||
.min_power = 55000,
|
.min_power = 40000,
|
||||||
.max_power = 55000,
|
.max_power = 40000,
|
||||||
.time_window_min = 28 * MSECS_PER_SEC,
|
.time_window_min = 28 * MSECS_PER_SEC,
|
||||||
.time_window_max = 32 * MSECS_PER_SEC,
|
.time_window_max = 32 * MSECS_PER_SEC,
|
||||||
.granularity = 1000,
|
.granularity = 1000,
|
||||||
|
|
Loading…
Reference in New Issue