mb/google/nissa/var/pujjo: Tune timing on SD device RTD3
Tune timing between power on and reset on SD device RTD3. BUG=b:250746988 TEST=Use the value to boot on Pujjo successfully. Signed-off-by: Leo Chou <leo.chou@lcfc.corp-partner.google.com> Change-Id: I1ea77ec8381000249229653f1c0b9044bdf7866d Reviewed-on: https://review.coreboot.org/c/coreboot/+/69679 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Reka Norman <rekanorman@chromium.org>
This commit is contained in:
parent
51c311827e
commit
3e8f8c162d
|
@ -543,6 +543,7 @@ chip soc/intel/alderlake
|
||||||
register "enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_H13)"
|
register "enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_H13)"
|
||||||
register "reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_H12)"
|
register "reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_H12)"
|
||||||
register "srcclk_pin" = "3"
|
register "srcclk_pin" = "3"
|
||||||
|
register "enable_delay_ms" = "50"
|
||||||
device generic 0 on end
|
device generic 0 on end
|
||||||
end
|
end
|
||||||
probe SD_CARD SD_PRESENT
|
probe SD_CARD SD_PRESENT
|
||||||
|
|
Loading…
Reference in New Issue