mb/asus/h61-series: Consolidate devicetree SATA options
The H61 PCH only supports 4 SATA ports, and does not support Gen3. Change-Id: I3e060ca6904fd6c773c322988a17bbca28333a3d Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/54378 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
This commit is contained in:
parent
270ce521de
commit
3ec960a482
|
@ -19,7 +19,7 @@ chip northbridge/intel/sandybridge
|
|||
chip southbridge/intel/bd82x6x
|
||||
register "c2_latency" = "0x0065"
|
||||
register "gen1_dec" = "0x000c0291"
|
||||
register "sata_port_map" = "0x3f"
|
||||
register "sata_port_map" = "0x33"
|
||||
register "spi_lvscc" = "0x2005"
|
||||
register "spi_uvscc" = "0x2005"
|
||||
|
||||
|
|
|
@ -18,7 +18,6 @@ chip northbridge/intel/sandybridge
|
|||
chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
|
||||
register "c2_latency" = "0x0065"
|
||||
register "gen1_dec" = "0x000c0291" # HWM
|
||||
register "sata_interface_speed_support" = "0x3"
|
||||
register "sata_port_map" = "0x33"
|
||||
register "spi_lvscc" = "0x2005"
|
||||
register "spi_uvscc" = "0x2005"
|
||||
|
|
Loading…
Reference in New Issue