mb/intel/adlrvp: Enable Hybrid storage mode
TEST=Build and test booting ADL RVP form NVMe and Optane localhost ~ # lspci -d :f1a6 Show all the NVMe devices and be really verbose localhost ~ # lspci -vvvd :f1a6 Print PCIe lane capabilities and configurations for all the NVMe devices. Change-Id: I0a04b23b17df574d4fa3bae233ca40cd3b104201 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/46420 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
parent
6147314344
commit
3f561a8e08
|
@ -61,6 +61,8 @@ chip soc/intel/alderlake
|
||||||
|
|
||||||
# Enable PCH PCIE RP 11 for optane
|
# Enable PCH PCIE RP 11 for optane
|
||||||
register "PcieRpEnable[10]" = "1"
|
register "PcieRpEnable[10]" = "1"
|
||||||
|
# Hybrid storage mode
|
||||||
|
register "HybridStorageMode" = "1"
|
||||||
|
|
||||||
# Enable CPU PCIE RP 1 using PEG CLK 0
|
# Enable CPU PCIE RP 1 using PEG CLK 0
|
||||||
register "PcieClkSrcUsage[0]" = "0x40"
|
register "PcieClkSrcUsage[0]" = "0x40"
|
||||||
|
|
Loading…
Reference in New Issue