GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/alderlake: Add soc_get_cpu_rp_vw_idx() function 

The PMC IPC method used to enable/disable PCIe srcclks uses the
LCAP PN field to distinguish PCH RPs. For CPU RPs, the PMC IPC
command expects the RP number to be its "virtual wire index"
instead. This new function returns this virtual wire index
for each of the CPU PCIe RPs.

BUG=b:197983574

Signed-off-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Change-Id: I5e9710f0d210396f9306b948d9dce8b847300147
Reviewed-on: https://review.coreboot.org/c/coreboot/+/60180
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Subrata Banik <subratabanik@google.com>
This commit is contained in:
Tim Wawrzynczak 2021-12-08 10:43:08 -07:00
parent 8d0e77bbd4
commit 40c9c8aa80
1 changed files with 19 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
src/soc/intel/alderlake/pcie_rp.c
View File

@ -6,6 +6,8 @@
#include <soc/pci_devs.h>
#include <soc/pcie.h>
#define CPU_CPIE_VW_IDX_BASE 24
static const struct pcie_rp_group pch_lp_rp_groups[] = {
{ .slot = PCH_DEV_SLOT_PCIE, .count = 8 },
{ .slot = PCH_DEV_SLOT_PCIE_1, .count = 4 },
@ -91,3 +93,20 @@ enum pcie_rp_type soc_get_pcie_rp_type(const struct device *dev)
return PCIE_RP_UNKNOWN;
}
int soc_get_cpu_rp_vw_idx(const struct device *dev)
{
if (dev->path.type != DEVICE_PATH_PCI)
return -1;
switch (dev->path.pci.devfn) {
case SA_DEVFN_CPU_PCIE1_0:
return CPU_CPIE_VW_IDX_BASE;
case SA_DEVFN_CPU_PCIE6_0:
return CPU_CPIE_VW_IDX_BASE + 3;
case SA_DEVFN_CPU_PCIE6_2:
return CPU_CPIE_VW_IDX_BASE + 2;
default:
return -1;
}
}