GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

fix mmcrval, small cosmetics to raminit 

git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2207 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Stefan Reinauer 2006-03-17 18:32:10 +00:00
parent ec5b166f41
commit 410075e0f1
2 changed files with 26 additions and 24 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

40
src/cpu/amd/sc520/mmcrval.c
View File

@ -1,5 +1,5 @@
#include <stdio.h>
#include "mmcr.h"
#include "../../../include/cpu/amd/sc520.h"
#define offsetof(s,m) (size_t)(unsigned long)&(((s *)0)->m)
#define val(s,m) (size_t)(unsigned long)&(((s))->m)
@ -45,19 +45,19 @@ printf("val of romcs1 is 0x%x\n", val(mmcr, romregs.romcs1));
printf("val of romcs2 is 0x%x\n", val(mmcr, romregs.romcs2));
printf("\n");
printf("val of hbctl is 0x%x\n", val(mmcr, hostbridge.hbctl));
printf("val of hbtgtirqctl is 0x%x\n", val(mmcr, hostbridge.hbtgtirqctl));
printf("val of hbtgtirqsta is 0x%x\n", val(mmcr, hostbridge.hbtgtirqsta));
printf("val of hbmstirqctl is 0x%x\n", val(mmcr, hostbridge.hbmstirqctl));
printf("val of hbmstirqsta is 0x%x\n", val(mmcr, hostbridge.hbmstirqsta));
printf("val of hbctl is 0x%x\n", val(mmcr, hostbridge.ctl));
printf("val of hbtgtirqctl is 0x%x\n", val(mmcr, hostbridge.tgtirqctl));
printf("val of hbtgtirqsta is 0x%x\n", val(mmcr, hostbridge.tgtirqsta));
printf("val of hbmstirqctl is 0x%x\n", val(mmcr, hostbridge.mstirqctl));
printf("val of hbmstirqsta is 0x%x\n", val(mmcr, hostbridge.mstirqsta));
printf("val of mstintadd is 0x%x\n", val(mmcr, hostbridge.mstintadd));
printf("\n");
printf("val of sysarbctl is 0x%x\n", val(mmcr, sysarb.sysarbctl));
printf("val of pciarbsta is 0x%x\n", val(mmcr, sysarb.pciarbsta));
printf("val of sysarbmenb is 0x%x\n", val(mmcr, sysarb.sysarbmenb));
printf("val of arbprictl is 0x%x\n", val(mmcr, sysarb.arbprictl));
printf("val of sysarbctl is 0x%x\n", val(mmcr, sysarb.ctl));
printf("val of pciarbsta is 0x%x\n", val(mmcr, sysarb.sta));
printf("val of sysarbmenb is 0x%x\n", val(mmcr, sysarb.menb));
printf("val of arbprictl is 0x%x\n", val(mmcr, sysarb.prictl));
printf("\n");
printf("val of adddecctl is 0x%x\n", val(mmcr, sysmap.adddecctl));
@ -80,19 +80,19 @@ printf("val of gpaleoff is 0x%x\n", val(mmcr, gpctl.gpaleoff));
printf("\n");
printf("val of piopfs15_0 is 0x%x\n", val(mmcr, pio.piopfs15_0));
printf("val of piopfs31_16 is 0x%x\n", val(mmcr, pio.piopfs31_16));
printf("val of piopfs15_0 is 0x%x\n", val(mmcr, pio.pfs15_0));
printf("val of piopfs31_16 is 0x%x\n", val(mmcr, pio.pfs31_16));
printf("val of cspfs is 0x%x\n", val(mmcr, pio.cspfs));
printf("val of clksel is 0x%x\n", val(mmcr, pio.clksel));
printf("val of dsctl is 0x%x\n", val(mmcr, pio.dsctl));
printf("val of piodir15_0 is 0x%x\n", val(mmcr, pio.piodir15_0));
printf("val of piodir31_16 is 0x%x\n", val(mmcr, pio.piodir31_16));
printf("val of piodata15_0 is 0x%x\n", val(mmcr, pio.piodata15_0));
printf("val of piodata31_16 is 0x%x\n", val(mmcr, pio.piodata31_16));
printf("val of pioset15_0 is 0x%x\n", val(mmcr, pio.pioset15_0));
printf("val of pioset31_16 is 0x%x\n", val(mmcr, pio.pioset31_16));
printf("val of pioclr15_0 is 0x%x\n", val(mmcr, pio.pioclr15_0));
printf("val of pioclr31_16 is 0x%x\n", val(mmcr, pio.pioclr31_16));
printf("val of piodir15_0 is 0x%x\n", val(mmcr, pio.dir15_0));
printf("val of piodir31_16 is 0x%x\n", val(mmcr, pio.dir31_16));
printf("val of piodata15_0 is 0x%x\n", val(mmcr, pio.data15_0));
printf("val of piodata31_16 is 0x%x\n", val(mmcr, pio.data31_16));
printf("val of pioset15_0 is 0x%x\n", val(mmcr, pio.set15_0));
printf("val of pioset31_16 is 0x%x\n", val(mmcr, pio.set31_16));
printf("val of pioclr15_0 is 0x%x\n", val(mmcr, pio.clr15_0));
printf("val of pioclr31_16 is 0x%x\n", val(mmcr, pio.clr31_16));
printf("val of swtmrmilli is 0x%x\n", val(mmcr, swtmr.swtmrmilli));
printf("val of swtmrmicro is 0x%x\n", val(mmcr, swtmr.swtmrmicro));

10
src/cpu/amd/sc520/raminit.c
View File

@ -625,7 +625,9 @@ bad_ram:
}
/* note: based on AMD code*/
/* This code is known to work on the digital logic board. */
/* This code is known to work on the digital logic board and on the technologic
* systems ts5300
*/
int
staticmem(void){
volatile unsigned long *zero = (unsigned long *) CACHELINESZ;
@ -657,7 +659,7 @@ staticmem(void){
/* normal mode */
*drcctl = 0x0;
*zero = 0;
print_err("DONE one last write and then turn on refresh etc\n");
print_err("DONE one last write and then turn on refresh etc\r\n");
*drcctl = 0x18;
*zero = 0;
print_err("DONE the normal\r\n");
@ -665,7 +667,7 @@ staticmem(void){
if (*zero != 0xdeadbeef)
print_err("NO LUCK\r\n");
else
print_err("did a stor and load ...\r\n");
print_err_hex32(*zero);
print_err("did a store and load ...\r\n");
//print_err_hex32(*zero);
// print_err(" zero is now "); print_err_hex32(*zero); print_err("\r\n");
}