soc/amd/common/block/include/psp_efs: update defines for sabrina
Document #55758 Rev. 1.13 says that family 17h models 30h-3Fh and later use the spi_readmode_f17_mod_30_3f struct element for SPI_MODE_FIELD and spi_fastspeed_f17_mod_30_3f for SPI_SPEED_FIELD, so also use this for The AMD Sabrina SoC which is family 17h models A0h-AFh. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: I336f9ea4a0defdf34e1af4b6d568cfe46488f75e Reviewed-on: https://review.coreboot.org/c/coreboot/+/61078 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
This commit is contained in:
parent
3c44c6227e
commit
421c7d1a99
|
@ -16,7 +16,7 @@
|
|||
#elif CONFIG(SOC_AMD_PICASSO)
|
||||
#define SPI_MODE_FIELD spi_readmode_f17_mod_00_2f
|
||||
#define SPI_SPEED_FIELD spi_fastspeed_f17_mod_00_2f
|
||||
#elif CONFIG(SOC_AMD_CEZANNE)
|
||||
#elif CONFIG(SOC_AMD_CEZANNE) | CONFIG(SOC_AMD_SABRINA)
|
||||
#define SPI_MODE_FIELD spi_readmode_f17_mod_30_3f
|
||||
#define SPI_SPEED_FIELD spi_fastspeed_f17_mod_30_3f
|
||||
#else
|
||||
|
|
Loading…
Reference in New Issue