GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

sb/intel/ibexpeak: Add define for PRSTS register 

Change-Id: Ia9a6b0c7f2a07796f850acd2349067ba5e5eb735
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/35453
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
This commit is contained in:
Angel Pons 2019-09-18 10:58:53 +02:00 committed by Patrick Georgi
parent b4eb02aa8b
commit 42b4e4e1dd
2 changed files with 6 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
src/southbridge/intel/ibexpeak/lpc.c
View File

@ -266,10 +266,11 @@ static void pch_power_options(struct device *dev)
outl(reg32, pmbase + 0x04); outl(reg32, pmbase + 0x04);
/* Clear magic status bits to prevent unexpected wake */ /* Clear magic status bits to prevent unexpected wake */
reg32 = RCBA32(0x3310); reg32 = RCBA32(PRSTS);
reg32 |= (1 << 4)|(1 << 5)|(1 << 0); reg32 |= (1 << 5) | (1 << 4) | (1 << 0);
RCBA32(0x3310) = reg32; RCBA32(PRSTS) = reg32;
/* FIXME: Does this even exist? */
reg32 = RCBA32(0x3f02); reg32 = RCBA32(0x3f02);
reg32 &= ~0xf; reg32 &= ~0xf;
RCBA32(0x3f02) = reg32; RCBA32(0x3f02) = reg32;

2
src/southbridge/intel/ibexpeak/pch.h
View File

@ -352,6 +352,8 @@ void pch_enable(struct device *dev);
#define SOFT_RESET_CTRL 0x38f4 #define SOFT_RESET_CTRL 0x38f4
#define SOFT_RESET_DATA 0x38f8 #define SOFT_RESET_DATA 0x38f8
#define PRSTS 0x3310
#define DIR_ROUTE(x,a,b,c,d) \ #define DIR_ROUTE(x,a,b,c,d) \
RCBA32(x) = (((d) << DIR_IDR) | ((c) << DIR_ICR) | \ RCBA32(x) = (((d) << DIR_IDR) | ((c) << DIR_ICR) | \
((b) << DIR_IBR) | ((a) << DIR_IAR)) ((b) << DIR_IBR) | ((a) << DIR_IAR))