nb/intel/sandybridge/early_init: Use register name
Use names instead of magic values. No functional change. Change-Id: I3774595ff0fd21e42dc407ca8a0cf3fd7788a66f Signed-off-by: Patrick Rudolph <siro@das-labor.org> Reviewed-on: https://review.coreboot.org/19547 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com>
This commit is contained in:
parent
1d64e26e12
commit
44526cd1fc
|
@ -30,10 +30,10 @@ static void sandybridge_setup_bars(void)
|
|||
{
|
||||
/* Setting up Southbridge. In the northbridge code. */
|
||||
printk(BIOS_DEBUG, "Setting up static southbridge registers...");
|
||||
pci_write_config32(PCI_DEV(0, 0x1f, 0), RCBA, (uintptr_t)DEFAULT_RCBA | 1);
|
||||
pci_write_config32(PCH_LPC_DEV, RCBA, (uintptr_t)DEFAULT_RCBA | 1);
|
||||
|
||||
pci_write_config32(PCI_DEV(0, 0x1f, 0), PMBASE, DEFAULT_PMBASE | 1);
|
||||
pci_write_config8(PCI_DEV(0, 0x1f, 0), 0x44 /* ACPI_CNTL */ , 0x80); /* Enable ACPI BAR */
|
||||
pci_write_config32(PCH_LPC_DEV, PMBASE, DEFAULT_PMBASE | 1);
|
||||
pci_write_config8(PCH_LPC_DEV, ACPI_CNTL, 0x80); /* Enable ACPI BAR */
|
||||
|
||||
printk(BIOS_DEBUG, " done.\n");
|
||||
|
||||
|
|
Loading…
Reference in New Issue