soc/intel: remove unused dptf.asl file and other defines
Remove unused cannonlake dptf.asl file and cleanup defines from apollolake dptf.asl file as per soc/intel/common/acpi code changes for dptf. BUG=None BRANCH=None TEST=Build and boot on the system Change-Id: I4c8bf2bd5da9d5881e7690bff34816b19dd96072 Signed-off-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/42042 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
This commit is contained in:
parent
a147c85796
commit
447472ec54
|
@ -1,32 +1,3 @@
|
||||||
/* SPDX-License-Identifier: GPL-2.0-only */
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
||||||
|
|
||||||
#define DPTF_CPU_DEVICE TCPU
|
|
||||||
#define DPTF_CPU_ADDR 0x00000001
|
#define DPTF_CPU_ADDR 0x00000001
|
||||||
|
|
||||||
#ifndef DPTF_CPU_PASSIVE
|
|
||||||
#define DPTF_CPU_PASSIVE 80
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#ifndef DPTF_CPU_CRITICAL
|
|
||||||
#define DPTF_CPU_CRITICAL 90
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#ifndef DPTF_CPU_ACTIVE_AC0
|
|
||||||
#define DPTF_CPU_ACTIVE_AC0 90
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#ifndef DPTF_CPU_ACTIVE_AC1
|
|
||||||
#define DPTF_CPU_ACTIVE_AC1 80
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#ifndef DPTF_CPU_ACTIVE_AC2
|
|
||||||
#define DPTF_CPU_ACTIVE_AC2 70
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#ifndef DPTF_CPU_ACTIVE_AC3
|
|
||||||
#define DPTF_CPU_ACTIVE_AC3 60
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#ifndef DPTF_CPU_ACTIVE_AC4
|
|
||||||
#define DPTF_CPU_ACTIVE_AC4 50
|
|
||||||
#endif
|
|
||||||
|
|
|
@ -1,32 +0,0 @@
|
||||||
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
||||||
|
|
||||||
#define DPTF_CPU_DEVICE TCPU
|
|
||||||
#define DPTF_CPU_ADDR 0x00040000
|
|
||||||
|
|
||||||
#ifndef DPTF_CPU_PASSIVE
|
|
||||||
#define DPTF_CPU_PASSIVE 80
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#ifndef DPTF_CPU_CRITICAL
|
|
||||||
#define DPTF_CPU_CRITICAL 90
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#ifndef DPTF_CPU_ACTIVE_AC0
|
|
||||||
#define DPTF_CPU_ACTIVE_AC0 90
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#ifndef DPTF_CPU_ACTIVE_AC1
|
|
||||||
#define DPTF_CPU_ACTIVE_AC1 80
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#ifndef DPTF_CPU_ACTIVE_AC2
|
|
||||||
#define DPTF_CPU_ACTIVE_AC2 70
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#ifndef DPTF_CPU_ACTIVE_AC3
|
|
||||||
#define DPTF_CPU_ACTIVE_AC3 60
|
|
||||||
#endif
|
|
||||||
|
|
||||||
#ifndef DPTF_CPU_ACTIVE_AC4
|
|
||||||
#define DPTF_CPU_ACTIVE_AC4 50
|
|
||||||
#endif
|
|
Loading…
Reference in New Issue