intel/common: Add ASL code for DPTF
This patch adds the common ASL code for Intel platforms. This is the basic ASL needed to add support for DPTF controlled devices. We are moving these commmon ASL files to src/soc/intel/common/acpi as these are same codes used in all Intel platforms and hence no need to duplicate. BUG=chrome-os-partner:53096 TEST=Verify that the thermal zones are enumerated under /sys/class/thermal. Navigate to /sys/class/thermal, and verify that a thermal zone of type TCPU exists there. Change-Id: I01078382a9008263c6ad99f6bf07558885af6a63 Signed-off-by: Shaunak Saha <shaunak.saha@intel.com> Reviewed-on: https://review.coreboot.org/15093 Tested-by: build bot (Jenkins) Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
This commit is contained in:
Shaunak Saha
Duncan Laurie
parent
e51387896f
commit
44887c3e36
|
|
@ -0,0 +1,75 @@
|
|||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2014 Google Inc.
|
||||
* Copyright (C) 2016 Intel Corporation.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
Device (TCHG)
|
||||
{
|
||||
Name (_HID, "INT3403")
|
||||
Name (_UID, 0)
|
||||
Name (PTYP, 0x0B)
|
||||
Name (_STR, Unicode("Battery Charger"))
|
||||
|
||||
Method (_STA)
|
||||
{
|
||||
If (LEqual (\DPTE, One)) {
|
||||
Return (0xF)
|
||||
} Else {
|
||||
Return (0x0)
|
||||
}
|
||||
}
|
||||
|
||||
/* Return charger performance states defined by mainboard */
|
||||
Method (PPSS)
|
||||
{
|
||||
Return (\_SB.CHPS)
|
||||
}
|
||||
|
||||
/* Return maximum charger current limit */
|
||||
Method (PPPC)
|
||||
{
|
||||
/* Convert size of PPSS table to index */
|
||||
Store (SizeOf (\_SB.CHPS), Local0)
|
||||
Decrement (Local0)
|
||||
|
||||
/* Check if charging is disabled (AC removed) */
|
||||
If (LEqual (\_SB.PCI0.LPCB.EC0.ACEX, Zero)) {
|
||||
/* Return last power state */
|
||||
Return (Local0)
|
||||
} Else {
|
||||
/* Return highest power state */
|
||||
Return (0)
|
||||
}
|
||||
|
||||
Return (0)
|
||||
}
|
||||
|
||||
/* Set charger current limit */
|
||||
Method (SPPC, 1)
|
||||
{
|
||||
/* Retrieve Control (index 4) for specified PPSS level */
|
||||
Store (DeRefOf (Index (DeRefOf (Index
|
||||
(\_SB.CHPS, ToInteger (Arg0))), 4)), Local0)
|
||||
|
||||
/* Pass Control value to EC to limit charging */
|
||||
\_SB.PCI0.LPCB.EC0.CHGS (Local0)
|
||||
}
|
||||
|
||||
/* Initialize charger participant */
|
||||
Method (INIT)
|
||||
{
|
||||
/* Disable charge limit */
|
||||
\_SB.PCI0.LPCB.EC0.CHGD ()
|
||||
}
|
||||
}
|
||||
|
|
@ -0,0 +1,196 @@
|
|||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2014 Google Inc.
|
||||
* Copyright (C) 2016 Intel Corporation.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
External (\_PR.CP00._PSS, PkgObj)
|
||||
External (\_PR.CP00._TSS, PkgObj)
|
||||
External (\_PR.CP00._TPC, MethodObj)
|
||||
External (\_PR.CP00._PTC, PkgObj)
|
||||
External (\_PR.CP00._TSD, PkgObj)
|
||||
External (\_SB.MPDL, IntObj)
|
||||
|
||||
Device (DPTF_CPU_DEVICE)
|
||||
{
|
||||
Name(_ADR, 0x00000001)
|
||||
|
||||
Method (_STA)
|
||||
{
|
||||
If (LEqual (\DPTE, One)) {
|
||||
Return (0xF)
|
||||
} Else {
|
||||
Return (0x0)
|
||||
}
|
||||
}
|
||||
|
||||
/*
|
||||
* Processor Throttling Controls
|
||||
*/
|
||||
|
||||
Method (_TSS)
|
||||
{
|
||||
If (CondRefOf (\_PR.CP00._TSS)) {
|
||||
Return (\_PR.CP00._TSS)
|
||||
} Else {
|
||||
Return (Package ()
|
||||
{
|
||||
Package () { 0, 0, 0, 0, 0 }
|
||||
})
|
||||
}
|
||||
}
|
||||
|
||||
Method (_TPC)
|
||||
{
|
||||
If (CondRefOf (\_PR.CP00._TPC)) {
|
||||
Return (\_PR.CP00._TPC)
|
||||
} Else {
|
||||
Return (0)
|
||||
}
|
||||
}
|
||||
|
||||
Method (_PTC)
|
||||
{
|
||||
If (CondRefOf (\_PR.CP00._PTC)) {
|
||||
Return (\_PR.CP00._PTC)
|
||||
} Else {
|
||||
Return (Package ()
|
||||
{
|
||||
Buffer () { 0 },
|
||||
Buffer () { 0 }
|
||||
})
|
||||
}
|
||||
}
|
||||
|
||||
Method (_TSD)
|
||||
{
|
||||
If (CondRefOf (\_PR.CP00._TSD)) {
|
||||
Return (\_PR.CP00._TSD)
|
||||
} Else {
|
||||
Return (Package ()
|
||||
{
|
||||
Package () { 5, 0, 0, 0, 0 }
|
||||
})
|
||||
}
|
||||
}
|
||||
|
||||
Method (_TDL)
|
||||
{
|
||||
If (CondRefOf (\_PR.CP00._TSS)) {
|
||||
Store (SizeOf (\_PR.CP00._TSS), Local0)
|
||||
Decrement (Local0)
|
||||
Return (Local0)
|
||||
} Else {
|
||||
Return (0)
|
||||
}
|
||||
}
|
||||
|
||||
/*
|
||||
* Processor Performance Control
|
||||
*/
|
||||
|
||||
Method (_PPC)
|
||||
{
|
||||
Return (0)
|
||||
}
|
||||
|
||||
Method (SPPC, 1)
|
||||
{
|
||||
Store (Arg0, \PPCM)
|
||||
|
||||
/* Notify OS to re-read _PPC limit on each CPU */
|
||||
\PPCN ()
|
||||
}
|
||||
|
||||
Method (_PSS)
|
||||
{
|
||||
If (CondRefOf (\_PR.CP00._PSS)) {
|
||||
Return (\_PR.CP00._PSS)
|
||||
} Else {
|
||||
Return (Package ()
|
||||
{
|
||||
Package () { 0, 0, 0, 0, 0, 0 }
|
||||
})
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
Method (_PDL)
|
||||
{
|
||||
/* Check for mainboard specific _PDL override */
|
||||
If (CondRefOf (\_SB.MPDL)) {
|
||||
Return (\_SB.MPDL)
|
||||
} ElseIf (CondRefOf (\_PR.CP00._PSS)) {
|
||||
Store (SizeOf (\_PR.CP00._PSS), Local0)
|
||||
Decrement (Local0)
|
||||
Return (Local0)
|
||||
} Else {
|
||||
Return (0)
|
||||
}
|
||||
}
|
||||
|
||||
/* Return PPCC table defined by mainboard */
|
||||
Method (PPCC)
|
||||
{
|
||||
Return (\_SB.MPPC)
|
||||
}
|
||||
|
||||
#ifdef DPTF_CPU_CRITICAL
|
||||
Method (_CRT)
|
||||
{
|
||||
Return (\_SB.DPTF.CTOK (DPTF_CPU_CRITICAL))
|
||||
}
|
||||
#endif
|
||||
|
||||
#ifdef DPTF_CPU_PASSIVE
|
||||
Method (_PSV)
|
||||
{
|
||||
Return (\_SB.DPTF.CTOK (DPTF_CPU_PASSIVE))
|
||||
}
|
||||
#endif
|
||||
|
||||
#ifdef DPTF_CPU_ACTIVE_AC0
|
||||
Method (_AC0)
|
||||
{
|
||||
Return (\_SB.DPTF.CTOK (DPTF_CPU_ACTIVE_AC0))
|
||||
}
|
||||
#endif
|
||||
|
||||
#ifdef DPTF_CPU_ACTIVE_AC1
|
||||
Method (_AC1)
|
||||
{
|
||||
Return (\_SB.DPTF.CTOK (DPTF_CPU_ACTIVE_AC1))
|
||||
}
|
||||
#endif
|
||||
|
||||
#ifdef DPTF_CPU_ACTIVE_AC2
|
||||
Method (_AC2)
|
||||
{
|
||||
Return (\_SB.DPTF.CTOK (DPTF_CPU_ACTIVE_AC2))
|
||||
}
|
||||
#endif
|
||||
|
||||
#ifdef DPTF_CPU_ACTIVE_AC3
|
||||
Method (_AC3)
|
||||
{
|
||||
Return (\_SB.DPTF.CTOK (DPTF_CPU_ACTIVE_AC3))
|
||||
}
|
||||
#endif
|
||||
|
||||
#ifdef DPTF_CPU_ACTIVE_AC4
|
||||
Method (_AC4)
|
||||
{
|
||||
Return (\_SB.DPTF.CTOK (DPTF_CPU_ACTIVE_AC4))
|
||||
}
|
||||
#endif
|
||||
}
|
||||
|
|
@ -0,0 +1,116 @@
|
|||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2014 Google Inc.
|
||||
* Copyright (C) 2016 Intel Corporation.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
Device (DPTF)
|
||||
{
|
||||
Name (_HID, EISAID ("INT3400"))
|
||||
Name (_UID, 0)
|
||||
|
||||
Name (IDSP, Package()
|
||||
{
|
||||
/* DPPM Passive Policy 1.0 */
|
||||
ToUUID ("42A441D6-AE6A-462B-A84B-4A8CE79027D3"),
|
||||
|
||||
/* DPPM Critical Policy */
|
||||
ToUUID ("97C68AE7-15FA-499c-B8C9-5DA81D606E0A"),
|
||||
|
||||
/* DPPM Cooling Policy */
|
||||
ToUUID ("16CAF1B7-DD38-40ED-B1C1-1B8A1913D531"),
|
||||
|
||||
#ifdef DPTF_ENABLE_FAN_CONTROL
|
||||
/* DPPM Active Policy */
|
||||
ToUUID ("3A95C389-E4B8-4629-A526-C52C88626BAE"),
|
||||
#endif
|
||||
})
|
||||
|
||||
Method (_STA)
|
||||
{
|
||||
If (LEqual (\DPTE, One)) {
|
||||
Return (0xF)
|
||||
} Else {
|
||||
Return (0x0)
|
||||
}
|
||||
}
|
||||
|
||||
/*
|
||||
* Arg0: Buffer containing UUID
|
||||
* Arg1: Integer containing Revision ID of buffer format
|
||||
* Arg2: Integer containing count of entries in Arg3
|
||||
* Arg3: Buffer containing list of DWORD capabilities
|
||||
* Return: Buffer containing list of DWORD capabilities
|
||||
*/
|
||||
Method (_OSC, 4, Serialized)
|
||||
{
|
||||
/* Check for Passive Policy UUID */
|
||||
If (LEqual (DeRefOf (Index (IDSP, 0)), Arg0)) {
|
||||
/* Initialize Thermal Devices */
|
||||
^TINI ()
|
||||
|
||||
#ifdef DPTF_ENABLE_CHARGER
|
||||
/* Initialize Charger Device */
|
||||
^TCHG.INIT ()
|
||||
#endif
|
||||
}
|
||||
|
||||
Return (Arg3)
|
||||
}
|
||||
|
||||
/* Priority based _TRT */
|
||||
Name (TRTR, 1)
|
||||
|
||||
Method (_TRT)
|
||||
{
|
||||
Return (\_SB.DTRT)
|
||||
}
|
||||
|
||||
#ifdef DPTF_ENABLE_FAN_CONTROL
|
||||
/* _ART : Active Cooling Relationship Table */
|
||||
Method (_ART)
|
||||
{
|
||||
Return (\_SB.DART)
|
||||
}
|
||||
#endif
|
||||
|
||||
/* Convert from Degrees C to 1/10 Kelvin for ACPI */
|
||||
Method (CTOK, 1) {
|
||||
/* 10th of Degrees C */
|
||||
Multiply (Arg0, 10, Local0)
|
||||
|
||||
/* Convert to Kelvin */
|
||||
Add (Local0, 2732, Local0)
|
||||
|
||||
Return (Local0)
|
||||
}
|
||||
|
||||
/* Include Thermal Participants */
|
||||
#include "thermal.asl"
|
||||
|
||||
#ifdef DPTF_ENABLE_CHARGER
|
||||
/* Include Charger Participant */
|
||||
#include "charger.asl"
|
||||
#endif
|
||||
|
||||
#ifdef DPTF_ENABLE_FAN_CONTROL
|
||||
/* Include Fan Participant */
|
||||
#include "fan.asl"
|
||||
#endif
|
||||
|
||||
}
|
||||
|
||||
Scope (\_SB.PCI0)
|
||||
{
|
||||
#include "cpu.asl"
|
||||
}
|
||||
|
|
@ -0,0 +1,68 @@
|
|||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2016 Intel Corporation.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
Device (TFN1)
|
||||
{
|
||||
Name (_HID, "INT3404")
|
||||
Name (_UID, 0)
|
||||
Name (_STR, Unicode("Fan Control"))
|
||||
|
||||
/* _FIF: Fan Information */
|
||||
Name (_FIF, Package ()
|
||||
{
|
||||
0, // Revision
|
||||
1, // Fine Grained Control
|
||||
2, // Step Size
|
||||
0 // No Low Speed Notification
|
||||
})
|
||||
|
||||
/* Return Fan Performance States defined by mainboard */
|
||||
Method (_FPS)
|
||||
{
|
||||
Return (\_SB.DFPS)
|
||||
}
|
||||
|
||||
Name (TFST, Package ()
|
||||
{
|
||||
0, // Revision
|
||||
0x00, // Control
|
||||
0x00 // Speed
|
||||
})
|
||||
|
||||
/* _FST: Fan current Status */
|
||||
Method (_FST, 0, Serialized,,PkgObj)
|
||||
{
|
||||
/* Fill in TFST with current control. */
|
||||
Store (\_SB.PCI0.LPCB.EC0.FAND, Index (TFST, 1))
|
||||
Return (TFST)
|
||||
}
|
||||
|
||||
/* _FSL: Fan Speed Level */
|
||||
Method (_FSL, 1, Serialized)
|
||||
{
|
||||
Store (Arg0, \_SB.PCI0.LPCB.EC0.FAND)
|
||||
Notify (DPTF, 0x83) // Reevaluate _ART
|
||||
}
|
||||
|
||||
Method (_STA)
|
||||
{
|
||||
If (LEqual (\DPTE, One))
|
||||
{
|
||||
Return (0xF)
|
||||
} Else {
|
||||
Return (0x0)
|
||||
}
|
||||
}
|
||||
}
|
||||
|
|
@ -0,0 +1,283 @@
|
|||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2014 Google Inc.
|
||||
* Copyright (C) 2016 Intel Corporation.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
/* Thermal Threshold Event Handler */
|
||||
Method (TEVT, 1, NotSerialized)
|
||||
{
|
||||
Store (ToInteger (Arg0), Local0)
|
||||
|
||||
#ifdef DPTF_TSR0_SENSOR_ID
|
||||
If (LEqual (Local0, DPTF_TSR0_SENSOR_ID)) {
|
||||
Notify (^TSR0, 0x90)
|
||||
}
|
||||
#endif
|
||||
#ifdef DPTF_TSR1_SENSOR_ID
|
||||
If (LEqual (Local0, DPTF_TSR1_SENSOR_ID)) {
|
||||
Notify (^TSR1, 0x90)
|
||||
}
|
||||
#endif
|
||||
#ifdef DPTF_TSR2_SENSOR_ID
|
||||
If (LEqual (Local0, DPTF_TSR2_SENSOR_ID)) {
|
||||
Notify (^TSR2, 0x90)
|
||||
}
|
||||
#endif
|
||||
#ifdef DPTF_TSR3_SENSOR_ID
|
||||
If (LEqual (Local0, DPTF_TSR3_SENSOR_ID)) {
|
||||
Notify (^TSR3, 0x90)
|
||||
}
|
||||
#endif
|
||||
}
|
||||
|
||||
/* Thermal device initialization - Disable Aux Trip Points */
|
||||
Method (TINI)
|
||||
{
|
||||
#ifdef DPTF_TSR0_SENSOR_ID
|
||||
^TSR0.PATD ()
|
||||
#endif
|
||||
#ifdef DPTF_TSR1_SENSOR_ID
|
||||
^TSR1.PATD ()
|
||||
#endif
|
||||
#ifdef DPTF_TSR2_SENSOR_ID
|
||||
^TSR2.PATD ()
|
||||
#endif
|
||||
#ifdef DPTF_TSR3_SENSOR_ID
|
||||
^TSR3.PATD ()
|
||||
#endif
|
||||
}
|
||||
|
||||
#ifdef DPTF_TSR0_SENSOR_ID
|
||||
Device (TSR0)
|
||||
{
|
||||
Name (_HID, EISAID ("INT3403"))
|
||||
Name (_UID, 1)
|
||||
Name (PTYP, 0x03)
|
||||
Name (TMPI, DPTF_TSR0_SENSOR_ID)
|
||||
Name (_STR, Unicode (DPTF_TSR0_SENSOR_NAME))
|
||||
Name (GTSH, 20) /* 2 degree hysteresis */
|
||||
|
||||
Method (_STA)
|
||||
{
|
||||
If (LEqual (\DPTE, One)) {
|
||||
Return (0xF)
|
||||
} Else {
|
||||
Return (0x0)
|
||||
}
|
||||
}
|
||||
|
||||
Method (_TMP, 0, Serialized)
|
||||
{
|
||||
Return (\_SB.PCI0.LPCB.EC0.TSRD (TMPI))
|
||||
}
|
||||
|
||||
Method (_PSV)
|
||||
{
|
||||
Return (CTOK (DPTF_TSR0_PASSIVE))
|
||||
}
|
||||
|
||||
Method (_CRT)
|
||||
{
|
||||
Return (CTOK (DPTF_TSR0_CRITICAL))
|
||||
}
|
||||
|
||||
Name (PATC, 2)
|
||||
|
||||
/* Set Aux Trip Point */
|
||||
Method (PAT0, 1, Serialized)
|
||||
{
|
||||
\_SB.PCI0.LPCB.EC0.PAT0 (TMPI, Arg0)
|
||||
}
|
||||
|
||||
/* Set Aux Trip Point */
|
||||
Method (PAT1, 1, Serialized)
|
||||
{
|
||||
\_SB.PCI0.LPCB.EC0.PAT1 (TMPI, Arg0)
|
||||
}
|
||||
|
||||
/* Disable Aux Trip Point */
|
||||
Method (PATD, 0, Serialized)
|
||||
{
|
||||
\_SB.PCI0.LPCB.EC0.PATD (TMPI)
|
||||
}
|
||||
}
|
||||
#endif
|
||||
|
||||
#ifdef DPTF_TSR1_SENSOR_ID
|
||||
Device (TSR1)
|
||||
{
|
||||
Name (_HID, EISAID ("INT3403"))
|
||||
Name (_UID, 2)
|
||||
Name (PTYP, 0x03)
|
||||
Name (TMPI, DPTF_TSR1_SENSOR_ID)
|
||||
Name (_STR, Unicode (DPTF_TSR1_SENSOR_NAME))
|
||||
Name (GTSH, 20) /* 2 degree hysteresis */
|
||||
|
||||
Method (_STA)
|
||||
{
|
||||
If (LEqual (\DPTE, One)) {
|
||||
Return (0xF)
|
||||
} Else {
|
||||
Return (0x0)
|
||||
}
|
||||
}
|
||||
|
||||
Method (_TMP, 0, Serialized)
|
||||
{
|
||||
Return (\_SB.PCI0.LPCB.EC0.TSRD (TMPI))
|
||||
}
|
||||
|
||||
Method (_PSV)
|
||||
{
|
||||
Return (CTOK (DPTF_TSR1_PASSIVE))
|
||||
}
|
||||
|
||||
Method (_CRT)
|
||||
{
|
||||
Return (CTOK (DPTF_TSR1_CRITICAL))
|
||||
}
|
||||
|
||||
Name (PATC, 2)
|
||||
|
||||
/* Set Aux Trip Point */
|
||||
Method (PAT0, 1, Serialized)
|
||||
{
|
||||
\_SB.PCI0.LPCB.EC0.PAT0 (TMPI, Arg0)
|
||||
}
|
||||
|
||||
/* Set Aux Trip Point */
|
||||
Method (PAT1, 1, Serialized)
|
||||
{
|
||||
\_SB.PCI0.LPCB.EC0.PAT1 (TMPI, Arg0)
|
||||
}
|
||||
|
||||
/* Disable Aux Trip Point */
|
||||
Method (PATD, 0, Serialized)
|
||||
{
|
||||
\_SB.PCI0.LPCB.EC0.PATD (TMPI)
|
||||
}
|
||||
}
|
||||
#endif
|
||||
|
||||
#ifdef DPTF_TSR2_SENSOR_ID
|
||||
Device (TSR2)
|
||||
{
|
||||
Name (_HID, EISAID ("INT3403"))
|
||||
Name (_UID, 3)
|
||||
Name (PTYP, 0x03)
|
||||
Name (TMPI, DPTF_TSR2_SENSOR_ID)
|
||||
Name (_STR, Unicode (DPTF_TSR2_SENSOR_NAME))
|
||||
Name (GTSH, 20) /* 2 degree hysteresis */
|
||||
|
||||
Method (_STA)
|
||||
{
|
||||
If (LEqual (\DPTE, One)) {
|
||||
Return (0xF)
|
||||
} Else {
|
||||
Return (0x0)
|
||||
}
|
||||
}
|
||||
|
||||
Method (_TMP, 0, Serialized)
|
||||
{
|
||||
Return (\_SB.PCI0.LPCB.EC0.TSRD (TMPI))
|
||||
}
|
||||
|
||||
Method (_PSV)
|
||||
{
|
||||
Return (CTOK (DPTF_TSR2_PASSIVE))
|
||||
}
|
||||
|
||||
Method (_CRT)
|
||||
{
|
||||
Return (CTOK (DPTF_TSR2_CRITICAL))
|
||||
}
|
||||
|
||||
Name (PATC, 2)
|
||||
|
||||
/* Set Aux Trip Point */
|
||||
Method (PAT0, 1, Serialized)
|
||||
{
|
||||
\_SB.PCI0.LPCB.EC0.PAT0 (TMPI, Arg0)
|
||||
}
|
||||
|
||||
/* Set Aux Trip Point */
|
||||
Method (PAT1, 1, Serialized)
|
||||
{
|
||||
\_SB.PCI0.LPCB.EC0.PAT1 (TMPI, Arg0)
|
||||
}
|
||||
|
||||
/* Disable Aux Trip Point */
|
||||
Method (PATD, 0, Serialized)
|
||||
{
|
||||
\_SB.PCI0.LPCB.EC0.PATD (TMPI)
|
||||
}
|
||||
}
|
||||
#endif
|
||||
|
||||
#ifdef DPTF_TSR3_SENSOR_ID
|
||||
Device (TSR3)
|
||||
{
|
||||
Name (_HID, EISAID ("INT3403"))
|
||||
Name (_UID, 4)
|
||||
Name (PTYP, 0x03)
|
||||
Name (TMPI, DPTF_TSR3_SENSOR_ID)
|
||||
Name (_STR, Unicode (DPTF_TSR3_SENSOR_NAME))
|
||||
Name (GTSH, 20) /* 2 degree hysteresis */
|
||||
|
||||
Method (_STA)
|
||||
{
|
||||
If (LEqual (\DPTE, One)) {
|
||||
Return (0xF)
|
||||
} Else {
|
||||
Return (0x0)
|
||||
}
|
||||
}
|
||||
|
||||
Method (_TMP, 0, Serialized)
|
||||
{
|
||||
Return (\_SB.PCI0.LPCB.EC0.TSRD (TMPI))
|
||||
}
|
||||
|
||||
Method (_PSV)
|
||||
{
|
||||
Return (CTOK (DPTF_TSR3_PASSIVE))
|
||||
}
|
||||
|
||||
Method (_CRT)
|
||||
{
|
||||
Return (CTOK (DPTF_TSR3_CRITICAL))
|
||||
}
|
||||
|
||||
Name (PATC, 2)
|
||||
|
||||
/* Set Aux Trip Point */
|
||||
Method (PAT0, 1, Serialized)
|
||||
{
|
||||
\_SB.PCI0.LPCB.EC0.PAT0 (TMPI, Arg0)
|
||||
}
|
||||
|
||||
/* Set Aux Trip Point */
|
||||
Method (PAT1, 1, Serialized)
|
||||
{
|
||||
\_SB.PCI0.LPCB.EC0.PAT1 (TMPI, Arg0)
|
||||
}
|
||||
|
||||
/* Disable Aux Trip Point */
|
||||
Method (PATD, 0, Serialized)
|
||||
{
|
||||
\_SB.PCI0.LPCB.EC0.PATD (TMPI)
|
||||
}
|
||||
}
|
||||
#endif
|
||||
Loading…
Reference in New Issue