GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/brask/var/kuldax: Revise PsysPL2 to 150W for Pentium CPU 

Pentium CPU will use 150W adaptor, this change revises PsysPL2 to 150W
based on fw_config.

BUG=b:253542746
TEST=Check CPU PsysPL2=150W in AP log with Pentium CPU.

Signed-off-by: David Wu <david_wu@quanta.corp-partner.google.com>
Change-Id: I63b2a9d79454b20b60ba1317a8eebb3c10eff9d6
Reviewed-on: https://review.coreboot.org/c/coreboot/+/68665
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nick Vaccaro <nvaccaro@google.com>
This commit is contained in:
David Wu 2022-10-20 13:33:20 +08:00 committed by Martin L Roth
parent 3d2df35c6e
commit 44cc1b9cac
2 changed files with 24 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/mainboard/google/brya/variants/kuldax/overridetree.cb
View File

@ -3,6 +3,12 @@ fw_config
option AUDIO_UNKNOWN 0 option AUDIO_UNKNOWN 0
option NAU88L25B_I2S 1 option NAU88L25B_I2S 1
end end
field BJ_POWER 3 4
option BJ_POWER_150W 0
option BJ_POWER_230W 1
option BJ_POWER_65W 2
option BJ_POWER_135W 3
end
end end
chip soc/intel/alderlake chip soc/intel/alderlake

19
src/mainboard/google/brya/variants/kuldax/ramstage.c
View File

@ -6,6 +6,7 @@
#include <device/pci_ids.h> #include <device/pci_ids.h>
#include <device/pci_ops.h> #include <device/pci_ops.h>
#include <ec/google/chromeec/ec.h> #include <ec/google/chromeec/ec.h>
#include <fw_config.h>
#include <intelblocks/power_limit.h> #include <intelblocks/power_limit.h>
const struct cpu_power_limits limits[] = { const struct cpu_power_limits limits[] = {
@ -26,6 +27,15 @@ const struct system_power_limits sys_limits[] = {
{ PCI_DID_INTEL_ADL_P_ID_3, 28, 150 }, { PCI_DID_INTEL_ADL_P_ID_3, 28, 150 },
}; };
const struct system_power_limits revise_sys_limits[] = {
/* SKU_ID, TDP (Watts), psys_pl2 (Watts) */
{ PCI_DID_INTEL_ADL_P_ID_10, 15, 150 },
{ PCI_DID_INTEL_ADL_P_ID_7, 15, 150 },
{ PCI_DID_INTEL_ADL_P_ID_6, 15, 150 },
{ PCI_DID_INTEL_ADL_P_ID_5, 28, 150 },
{ PCI_DID_INTEL_ADL_P_ID_3, 28, 150 },
};
/* /*
* Psys_pmax considerations. * Psys_pmax considerations.
* *
@ -55,6 +65,13 @@ const struct psys_config psys_config = {
void variant_devtree_update(void) void variant_devtree_update(void)
{ {
size_t total_entries = ARRAY_SIZE(limits); size_t total_entries = ARRAY_SIZE(limits);
variant_update_psys_power_limits(limits, sys_limits, total_entries, &psys_config);
if (fw_config_probe(FW_CONFIG(BJ_POWER, BJ_POWER_65W)))
variant_update_psys_power_limits(limits, sys_limits, total_entries,
&psys_config);
else
variant_update_psys_power_limits(limits, revise_sys_limits,
total_entries, &psys_config);
variant_update_power_limits(limits, total_entries); variant_update_power_limits(limits, total_entries);
} }