soc/intel/apollolake: Fix northbridge _CRS

Fix build break on current _CRS method with correct scope.

Change-Id: I75ba8abc547ec69be0a0950e23a7c31b447af31e
Signed-off-by: Zhao, Lijian <lijian.zhao@intel.com>
Reviewed-on: https://review.coreboot.org/14288
Tested-by: build bot (Jenkins)
Reviewed-by: Martin Roth <martinroth@google.com>
This commit is contained in:
Zhao, Lijian 2016-04-07 15:50:03 -07:00 committed by Martin Roth
parent a29bc9786d
commit 44d009dc7f
1 changed files with 8 additions and 8 deletions

View File

@ -93,9 +93,9 @@ Method (_CRS, 0, Serialized)
CreateDwordField (MCRS, ^PM01._LEN, PLEN) CreateDwordField (MCRS, ^PM01._LEN, PLEN)
/* Read C-Unit PCI CFG Reg. 0xBC for TOLUD (shadow from B-Unit) */ /* Read C-Unit PCI CFG Reg. 0xBC for TOLUD (shadow from B-Unit) */
And(^MCHC.TLUD, 0xFFF00000, PMIN) And(^TLUD, 0xFFF00000, PMIN)
/* Read MMCONF base */ /* Read MMCONF base */
And(^MCHC.MCNF, 0xF0000000, PMAX) And(^MCNF, 0xF0000000, PMAX)
/* Calculate PCI MMIO Length */ /* Calculate PCI MMIO Length */
Add(Subtract(PMAX, PMIN), 1, PLEN) Add(Subtract(PMAX, PMIN), 1, PLEN)
@ -106,10 +106,10 @@ Method (_CRS, 0, Serialized)
CreateDwordField(MCRS, ^STOM._LEN, GLEN) CreateDwordField(MCRS, ^STOM._LEN, GLEN)
/* Read BGSM */ /* Read BGSM */
And(^MCHC.BGSM, 0xFFF00000, GMIN) And(^BGSM, 0xFFF00000, GMIN)
/* Read TOLUD */ /* Read TOLUD */
And(^MCHC.TLUD, 0xFFF00000, GMAX) And(^TLUD, 0xFFF00000, GMAX)
Decrement(GMAX) Decrement(GMAX)
Add(Subtract(GMAX, GMIN), 1, GLEN) Add(Subtract(GMAX, GMIN), 1, GLEN)
@ -118,9 +118,9 @@ Method (_CRS, 0, Serialized)
CreateQwordField (MCRS, ^PM02._MAX, MMAX) CreateQwordField (MCRS, ^PM02._MAX, MMAX)
CreateQwordField (MCRS, ^PM02._LEN, MLEN) CreateQwordField (MCRS, ^PM02._LEN, MLEN)
Store (^MCHC.TUUD, Local0) Store (^TUUD, Local0)
If (LLessEqual (Local0, 0x1000000000))
If (LLessEqual (Local0, 0x1000000000)) { {
Store (0, MMIN) Store (0, MMIN)
Store (0, MLEN) Store (0, MLEN)
} }
@ -128,4 +128,4 @@ Method (_CRS, 0, Serialized)
Return (MCRS) Return (MCRS)
} }
} }