GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

sb/intel/bd82x6x/sata: Enable SATA clock gating 

Program SATA IOBP and enable clock gating after port enable
bits have been written.

The same registers are already set for DMI and PCIe.

TEST: Lenovo X220 still boots over SATA.

Change-Id: I50970117ddcf8d39796426a19c1a6b57e5b1e690
Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/79146
Reviewed-by: Arthur Heymans <arthur@aheymans.xyz>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Patrick Rudolph 2023-11-18 14:56:01 +01:00 committed by Lean Sheng Tan
parent a48debdaa0
commit 4520fc6af9
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/southbridge/intel/bd82x6x/sata.c
View File

@ -219,6 +219,10 @@ static void sata_init(struct device *dev)
~(1 << 16 | 0x3f << 7 | 3 << 5 | 3 << 3),
1 << 24 | 1 << 22 | 1 << 20 | 1 << 19 |
1 << 18 | 1 << 14 | 0x04 << 7 | 1 << 3);
/* SATA clock gating. Must be done after writing register 0x94. */
pch_iobp_update(0xEA007F07, ~0U, (1 << 31));
pch_iobp_update(0xEA004000, ~0U, (1 << 7));
}
static void sata_enable(struct device *dev)