GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

drivers/generic/bayhub/bh720.c: Use {read,write}32p() 

Change-Id: I97b073bfc291b13719a199b277f22b477647db8e
Signed-off-by: Elyes Haouas <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/70470
Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Elyes Haouas 2022-12-08 08:41:28 +01:00 committed by Felix Held
parent ed8bdefcdf
commit 456482c8ca
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
src/drivers/generic/bayhub/bh720.c
View File

@ -14,14 +14,14 @@
static u32 bh720_read_pcr(u32 sdbar, u32 addr) static u32 bh720_read_pcr(u32 sdbar, u32 addr)
{ {
write32((void *)(sdbar + BH720_MEM_RW_ADR), BH720_MEM_RW_READ | addr); write32p(sdbar + BH720_MEM_RW_ADR, BH720_MEM_RW_READ | addr);
return read32((void *)(sdbar + BH720_MEM_RW_DATA)); return read32p(sdbar + BH720_MEM_RW_DATA);
} }
static void bh720_write_pcr(u32 sdbar, u32 addr, u32 data) static void bh720_write_pcr(u32 sdbar, u32 addr, u32 data)
{ {
write32((void *)(sdbar + BH720_MEM_RW_DATA), data); write32p(sdbar + BH720_MEM_RW_DATA, data);
write32((void *)(sdbar + BH720_MEM_RW_ADR), BH720_MEM_RW_WRITE | addr); write32p(sdbar + BH720_MEM_RW_ADR, BH720_MEM_RW_WRITE | addr);
} }
static void bh720_rmw_pcr(u32 sdbar, u32 addr, u32 clear, u32 set) static void bh720_rmw_pcr(u32 sdbar, u32 addr, u32 clear, u32 set)
@ -37,7 +37,7 @@ static void bh720_program_hs200_mode(struct device *dev)
u32 sdbar = pci_read_config32(dev, PCI_BASE_ADDRESS_1); u32 sdbar = pci_read_config32(dev, PCI_BASE_ADDRESS_1);
/* Enable Memory Access Function */ /* Enable Memory Access Function */
write32((void *)(sdbar + BH720_MEM_ACCESS_EN), 0x40000000); write32p(sdbar + BH720_MEM_ACCESS_EN, 0x40000000);
bh720_write_pcr(sdbar, 0xd0, 0x80000000); bh720_write_pcr(sdbar, 0xd0, 0x80000000);
/* Set EMMC VCCQ 1.8V PCR 0x308[4] */ /* Set EMMC VCCQ 1.8V PCR 0x308[4] */
@ -51,7 +51,7 @@ static void bh720_program_hs200_mode(struct device *dev)
/* Disable Memory Access */ /* Disable Memory Access */
bh720_write_pcr(sdbar, 0xd0, 0x80000001); bh720_write_pcr(sdbar, 0xd0, 0x80000001);
write32((void *)(sdbar + BH720_MEM_ACCESS_EN), 0x80000000); write32p(sdbar + BH720_MEM_ACCESS_EN, 0x80000000);
} }
static void bh720_init(struct device *dev) static void bh720_init(struct device *dev)