GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

This is the final patch that got everything working for me with the HP dl145g3. 

I would like to remind you that this firmware enables the hardware
virtualization on the AMD cpu's on the machine. That feature was
explicitly disabled by the factory BIOS.
Due to an error in the VGAROM no other rom loader (YABEL or X*^BIOS)
than SeaBIOS manages to load the VGA rom. The VGA ROM tries to read
config space of a device that is actually not present.
Because SeaBIOS does not support AHCI SATA it can not start the
bootable drive of the machine so i had to add filo to seabios to
manage booting:
./cbfstool coreboot.rom add-payload filo.elf img/FILO

Signed-off-by: Samuel Verstraete <samuel.verstraete@gmail.com>
Acked-by: Myles Watson <mylesgw@gmail.com>

git-svn-id: svn://svn.coreboot.org/coreboot/trunk@4277 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Samuel Verstraete 2009-05-12 15:15:07 +00:00 committed by Myles Watson
parent 1c7cf64f1e
commit 459259e98d
4 changed files with 12 additions and 30 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
src/mainboard/hp/dl145_g3/Config.lb
View File

@ -192,15 +192,8 @@ chip northbridge/amd/amdk8/root_complex
device pci 2.0 on end # USB 0x0223
device pci 2.1 on end # USB
device pci 2.2 on end # USB
chip drivers/pci/onboard
# it is in bcm5785_0 bus, but the device id can
# not be changed even unitid is changed, fake one
# to get the rom_address
# if HT_CHAIN_END_UNITID_BASE=0, it is 4,
# if HT_CHAIN_END_UNITID_BASE=1, it is 3
device pci 4.0 on end
register "rom_address" = "0xfff00000"
end
device pci 3.0 on end # VGA
#bx_a013+ start
#chip drivers/pci/onboard #SATA2
# device pci 5.0 on end

2
src/mainboard/hp/dl145_g3/Options.lb
View File

@ -194,7 +194,7 @@ default K8_HT_FREQ_1G_SUPPORT=1
#VGA Console
default CONFIG_CONSOLE_VGA=1
default CONFIG_PCI_ROM_RUN=1
default CONFIG_PCI_ROM_RUN=0
#HT Unit ID offset, default is 1, the typical one
default HT_CHAIN_UNITID_BASE=0x06

10
targets/hp/dl145_g3/Config-abuild.lb
View File

@ -13,13 +13,7 @@ __LOGLEVEL__
option ROM_SIZE=1024*(1024-32)
option FALLBACK_SIZE=1024*512
romimage "normal"
option USE_FALLBACK_IMAGE=0
option ROM_IMAGE_SIZE=0x20000
option XIP_ROM_SIZE=0x20000
option COREBOOT_EXTRA_VERSION=".0-normal"
payload __PAYLOAD__
end
option CONFIG_CBFS = 1
romimage "fallback"
option USE_FALLBACK_IMAGE=1
@ -29,5 +23,5 @@ romimage "fallback"
payload __PAYLOAD__
end
buildrom ./coreboot.rom ROM_SIZE "normal" "fallback"
buildrom ./coreboot.rom ROM_SIZE "fallback"

19
targets/hp/dl145_g3/Config.lb
View File

@ -24,23 +24,18 @@
target dl145_g3
mainboard hp/dl145_g3
# Leave 32K for VGA ROM
option ROM_SIZE= 1024*1024 - 32*1024
romimage "normal"
option USE_FALLBACK_IMAGE=0
option ROM_IMAGE_SIZE=0x20000
option XIP_ROM_SIZE=0x20000
option COREBOOT_EXTRA_VERSION="$(shell cat ../../VERSION)_Normal"
payload ../payload.elf
end
option ROM_SIZE= 1024*1024
option CONFIG_CBFS = 1
romimage "fallback"
option USE_FALLBACK_IMAGE=1
option ROM_IMAGE_SIZE=0x20000
option XIP_ROM_SIZE=0x20000
option COREBOOT_EXTRA_VERSION="$(shell cat ../../VERSION)_Fallback"
payload ../payload.elf
payload ./bios.bin.elf
end
buildrom ./coreboot.rom ROM_SIZE "normal" "fallback"
buildrom ./coreboot.rom ROM_SIZE "fallback"
pci_rom ./matrox.rom vendor_id=0x102b device_id=0x0522