mainboard/ocp/monolake: Clean up devicetree.cb
Clean up the device tree as noted by the coreboot log. PCI: Leftover static devices: PCI: 00:02.2 PCI: 00:02.3 PCI: 00:19.0 PCI: 00:1d.0 PCI: 00:1f.5 PCI: Check your devicetree.cb. PCI: 00:02.2 - Keep - "off" setting disables the root port PCI: 00:02.3 - Remove - there is no 2.3 root port PCI: 00:19.0 - Remove - Gigabit controller is disabled on Mono Lake PCI: 00:1d.0 - Keep - EHCI enable patch to follow PCI: 00:1f.5 - Remove - Second SATA device not enabled Change-Id: I200acdda07f6bd6a060de3c4b4d335d9227216ed Signed-off-by: Marc Jones <marcjones@sysproconsulting.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/54881 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
This commit is contained in:
parent
4a3e7dd31d
commit
463aee755e
|
@ -5,9 +5,7 @@ chip soc/intel/fsp_broadwell_de
|
||||||
device domain 0 on
|
device domain 0 on
|
||||||
device pci 00.0 on end # SoC router
|
device pci 00.0 on end # SoC router
|
||||||
device pci 02.2 off end # IOU0 port C, 10GbE
|
device pci 02.2 off end # IOU0 port C, 10GbE
|
||||||
device pci 02.3 off end # IOU0 port D, 10GbE
|
|
||||||
device pci 14.0 on end # xHCI Controller
|
device pci 14.0 on end # xHCI Controller
|
||||||
device pci 19.0 on end # Gigabit LAN Controller
|
|
||||||
device pci 1d.0 on end # EHCI Controller
|
device pci 1d.0 on end # EHCI Controller
|
||||||
device pci 1f.0 on
|
device pci 1f.0 on
|
||||||
chip drivers/pc80/tpm
|
chip drivers/pc80/tpm
|
||||||
|
@ -20,6 +18,5 @@ chip soc/intel/fsp_broadwell_de
|
||||||
end # LPC Bridge
|
end # LPC Bridge
|
||||||
device pci 1f.2 on end # SATA Controller
|
device pci 1f.2 on end # SATA Controller
|
||||||
device pci 1f.3 on end # SMBus Controller
|
device pci 1f.3 on end # SMBus Controller
|
||||||
device pci 1f.5 on end # SATA Controller
|
|
||||||
end
|
end
|
||||||
end
|
end
|
||||||
|
|
Loading…
Reference in New Issue