soc/amd/stoneyridge: Remove USB30PortInit setting
This bitmask sets the USB PORTSC.DR bit for each XHCI port. This is mainboard specific, and only for non-removable devices attached to the XHCI port. BUG=b:72859972 TEST=Boot grunt Change-Id: I0488b80da1fe4e57b06d3bc7a93ad9ebbfc97749 Signed-off-by: Martin Roth <martinroth@chromium.org> Reviewed-on: https://review.coreboot.org/26015 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Garrett Kirkendall <garrett.kirkendall@amd.corp-partner.google.com> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com>
This commit is contained in:
parent
59114579a2
commit
4821789e7c
|
@ -68,9 +68,6 @@ AGESA_STATUS agesa_fch_initenv(UINT32 Func, UINTN FchData, VOID *ConfigPtr)
|
|||
FchParams_env->Usb.Xhci0Enable = FALSE;
|
||||
FchParams_env->Usb.Xhci1Enable = FALSE;
|
||||
|
||||
/* 8: If USB3 port is unremoveable. */
|
||||
FchParams_env->Usb.USB30PortInit = 8;
|
||||
|
||||
/* SATA configuration */
|
||||
FchParams_env->Sata.SataClass = CONFIG_STONEYRIDGE_SATA_MODE;
|
||||
switch ((SATA_CLASS)CONFIG_STONEYRIDGE_SATA_MODE) {
|
||||
|
|
Loading…
Reference in New Issue