soc/intel/common/block: Add PCI IDs for EmmitsBurg PCH
According to Intel EmmitsBurg EDS, doc# 606161: * Add PCI devid for SPI. * Add PCI devid for ESPI (LPC). EmmitsBurg (EBG) PCH is used in the chipset with Sapphire Rapids Scalable Processor (SPR-SP). Signed-off-by: Reddy Chagam <anjaneya.chagam@intel.com> Signed-off-by: Subrata Banik <subrata.banik@intel.com> Signed-off-by: Jonathan Zhang <jonzhang@fb.com> Change-Id: Ie8925cb739c95c34febf9002149de437d19c8234 Reviewed-on: https://review.coreboot.org/c/coreboot/+/51321 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
parent
238242bda4
commit
492a792d38
|
@ -3037,6 +3037,7 @@
|
|||
#define PCI_DEVICE_ID_INTEL_ADP_M_ESPI_29 0x549d
|
||||
#define PCI_DEVICE_ID_INTEL_ADP_M_ESPI_30 0x549e
|
||||
#define PCI_DEVICE_ID_INTEL_ADP_M_ESPI_31 0x549f
|
||||
#define PCI_DEVICE_ID_INTEL_SPR_ESPI_1 0x1b80
|
||||
|
||||
/* Intel PCIE device ids */
|
||||
#define PCI_DEVICE_ID_INTEL_LPT_H_PCIE_RP1 0x8c10
|
||||
|
@ -3675,6 +3676,8 @@
|
|||
#define PCI_DEVICE_ID_INTEL_ADP_M_SPI1 0x54ab
|
||||
#define PCI_DEVICE_ID_INTEL_ADP_M_SPI2 0x54fb
|
||||
|
||||
#define PCI_DEVICE_ID_INTEL_SPR_HWSEQ_SPI 0x1bca
|
||||
|
||||
/* Intel IGD device Ids */
|
||||
#define PCI_DEVICE_ID_INTEL_SKL_GT1F_DT2 0x1902
|
||||
#define PCI_DEVICE_ID_INTEL_SKL_GT1_SULTM 0x1906
|
||||
|
|
|
@ -329,6 +329,7 @@ static const unsigned short pci_device_ids[] = {
|
|||
PCI_DEVICE_ID_INTEL_ADP_M_ESPI_29,
|
||||
PCI_DEVICE_ID_INTEL_ADP_M_ESPI_30,
|
||||
PCI_DEVICE_ID_INTEL_ADP_M_ESPI_31,
|
||||
PCI_DEVICE_ID_INTEL_SPR_ESPI_1,
|
||||
0
|
||||
};
|
||||
|
||||
|
|
|
@ -107,6 +107,7 @@ static const unsigned short pci_device_ids[] = {
|
|||
PCI_DEVICE_ID_INTEL_ADP_M_SPI0,
|
||||
PCI_DEVICE_ID_INTEL_ADP_M_SPI1,
|
||||
PCI_DEVICE_ID_INTEL_ADP_M_SPI2,
|
||||
PCI_DEVICE_ID_INTEL_SPR_HWSEQ_SPI,
|
||||
0
|
||||
};
|
||||
|
||||
|
|
Loading…
Reference in New Issue