GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

sb/intel: Fix pointer casts 

Fix some compiler warnings due to pointer to integer conversions
with different size.
Required for 64bit ramstage.

Change-Id: Ibfb3cacf25adfb4a242d38e4ea290fdc3929a684
Signed-off-by: Patrick Rudolph <siro@das-labor.org>
Reviewed-on: https://review.coreboot.org/c/29875
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Patrick Rudolph 2018-11-26 15:56:11 +01:00 committed by Patrick Georgi
parent 571477b514
commit 4af2add608
4 changed files with 9 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/southbridge/intel/common/smi.c
View File

@ -150,7 +150,7 @@ void smm_setup_structures(void *gnvs, void *tcg, void *smi1)
"outb %%al, %%dx\n\t"
: /* ignore result */
: "a" (APM_CNT_GNVS_UPDATE),
"b" ((u32)gnvs),
"b" ((uintptr_t)gnvs),
"d" (APM_CNT)
);
}

2
src/southbridge/intel/i82801ix/hdaudio.c
View File

@ -278,7 +278,7 @@ static void azalia_init(struct device *dev)
// NOTE this will break as soon as the Azalia get's a bar above
// 4G. Is there anything we can do about it?
base = res2mmio(res, 0, 0);
printk(BIOS_DEBUG, "Azalia: base = %08x\n", (u32)base);
printk(BIOS_DEBUG, "Azalia: base = %p\n", base);
codec_mask = codec_detect(base);
if (codec_mask) {

2
src/southbridge/intel/i82801ix/lpc.c
View File

@ -553,7 +553,7 @@ static void southbridge_inject_dsdt(struct device *dev)
/* Add it to SSDT. */
acpigen_write_scope("\\");
acpigen_write_name_dword("NVSA", (u32) gnvs);
acpigen_write_name_dword("NVSA", (uintptr_t)gnvs);
acpigen_pop_len();
}
}

7
src/southbridge/intel/i82801ix/sata.c
View File

@ -30,9 +30,14 @@ static void sata_enable_ahci_mmap(struct device *const dev, const u8 port_map,
{
int i;
u32 reg32;
struct resource *res;
/* Initialize AHCI memory-mapped space */
u8 *abar = (u8 *)pci_read_config32(dev, PCI_BASE_ADDRESS_5);
res = find_resource(dev, PCI_BASE_ADDRESS_5);
if (!res)
return;
u8 *abar = res2mmio(res, 0, 0);
printk(BIOS_DEBUG, "ABAR: %p\n", abar);
/* Set AHCI access mode.