mb/google/skyrim: Enable console UART
BUG=b:214414501 TEST=builds Signed-off-by: Jon Murphy <jpmurphy@google.com> Change-Id: I053909ab73c1aa053f35a505b37571ff23adde89 Reviewed-on: https://review.coreboot.org/c/coreboot/+/62147 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Raul Rangel <rrangel@chromium.org> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
This commit is contained in:
parent
eab1827b66
commit
4b2e04a53b
|
@ -16,6 +16,7 @@ config AMD_FWM_POSITION_INDEX
|
||||||
|
|
||||||
config BOARD_SPECIFIC_OPTIONS
|
config BOARD_SPECIFIC_OPTIONS
|
||||||
def_bool y
|
def_bool y
|
||||||
|
select AMD_SOC_CONSOLE_UART
|
||||||
select BOARD_ROMSIZE_KB_16384
|
select BOARD_ROMSIZE_KB_16384
|
||||||
select EC_GOOGLE_CHROMEEC
|
select EC_GOOGLE_CHROMEEC
|
||||||
select EC_GOOGLE_CHROMEEC_ESPI
|
select EC_GOOGLE_CHROMEEC_ESPI
|
||||||
|
|
|
@ -7,4 +7,5 @@ chip soc/amd/sabrina
|
||||||
end
|
end
|
||||||
end
|
end
|
||||||
end # domain
|
end # domain
|
||||||
|
device ref uart_0 on end # UART0
|
||||||
end # chip soc/amd/sabrina
|
end # chip soc/amd/sabrina
|
||||||
|
|
Loading…
Reference in New Issue