GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/intel/adlrvp_m: Enable touchscreen 

This will add ACPI information to enable WACOM touchscreen.

TEST=Boot DUT and issue command:
     $ ls -al /sys/bus/i2c/devices
     WACOM PWB-D893 device should be listed and touchscreen should be functional.

Signed-off-by: Bernardo Perez Priego <bernardo.perez.priego@intel.com>
Change-Id: I37c0831485135fda3284dda6b61f4825b7fc51a3
Reviewed-on: https://review.coreboot.org/c/coreboot/+/56247
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Bora Guvendik <bora.guvendik@intel.com>
This commit is contained in:
Bernardo Perez Priego 2021-07-12 18:40:22 -07:00 committed by Felix Held
parent c375feecc5
commit 4b53474d23
2 changed files with 21 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
src/mainboard/intel/adlrvp/devicetree_m.cb
View File

@ -268,8 +268,21 @@ chip soc/intel/alderlake
probe AUDIO ADL_MAX98373_ALC5682I_I2S probe AUDIO ADL_MAX98373_ALC5682I_I2S
end end
end end
chip drivers/i2c/hid
register "generic.hid" = ""WACOM PWB-D893""
register "generic.desc" = ""WACOM Touchscreen""
register "generic.irq" = "ACPI_IRQ_LEVEL_LOW(GPP_F18_IRQ)"
register "generic.probed" = "1"
register "generic.reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_F17)"
register "generic.enable_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_F7)"
register "generic.enable_delay_ms" = "1"
register "generic.reset_delay_ms" = "300"
register "generic.has_power_resource" = "1"
register "generic.disable_gpio_export_in_crs" = "1"
register "hid_desc_reg_offset" = "0x01"
device i2c 0a on end
end
end end
device ref i2c1 on device ref i2c1 on
chip drivers/intel/mipi_camera chip drivers/intel/mipi_camera
register "acpi_hid" = ""OVTI5675"" register "acpi_hid" = ""OVTI5675""

7
src/mainboard/intel/adlrvp/gpio_m.c
View File

@ -160,6 +160,13 @@ static const struct pad_config gpio_table[] = {
/* S7 : SNDW4_DATA */ /* S7 : SNDW4_DATA */
PAD_CFG_NF(GPP_S7, NONE, DEEP, NF2), PAD_CFG_NF(GPP_S7, NONE, DEEP, NF2),
/* F7 : TCH_PNL_PWR_EN */
PAD_CFG_GPO(GPP_F7, 1, PLTRST),
/* F17 : RST_N_TCH_PNL2 */
PAD_CFG_GPO(GPP_F17, 1, PLTRST),
/* F18 : INT_N_TCH_PNL2 */
PAD_CFG_GPI_APIC(GPP_F18, NONE, PLTRST, LEVEL, NONE)
}; };
void variant_configure_gpio_pads(void) void variant_configure_gpio_pads(void)