GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

samsung/lumpy,stumpy: Add get_power_switch() 

Change-Id: I75c2e86e64943eb241db48482746317ed9ba47af
Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/59002
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
Kyösti Mälkki 2021-11-07 00:12:25 +02:00
parent 51df45f0f9
commit 4b6ad4efe3
4 changed files with 22 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
src/mainboard/samsung/lumpy/chromeos.c
View File

@ -19,9 +19,6 @@
void fill_lb_gpios(struct lb_gpios *gpios)
{
const pci_devfn_t dev = PCI_DEV(0, 0x1f, 0);
u16 gen_pmcon_1 = pci_s_read_config32(dev, GEN_PMCON_1);
struct lb_gpio chromeos_gpios[] = {
/* Recovery: GPIO42 = CHP3_REC_MODE# */
{GPIO_REC_MODE, ACTIVE_LOW, !get_recovery_mode_switch(),
@ -30,7 +27,7 @@ void fill_lb_gpios(struct lb_gpios *gpios)
{100, ACTIVE_HIGH, get_lid_switch(), "lid"},
/* Power Button */
{101, ACTIVE_LOW, (gen_pmcon_1 >> 9) & 1, "power"},
{101, ACTIVE_LOW, get_power_switch(), "power"},
/* Did we load the VGA Option ROM? */
/* -1 indicates that this is a pseudo GPIO */
@ -54,6 +51,13 @@ int get_lid_switch(void)
return ec_read(0x83) & 1;
}
int get_power_switch(void)
{
const pci_devfn_t dev = PCI_DEV(0, 0x1f, 0);
u16 gen_pmcon_1 = pci_s_read_config32(dev, GEN_PMCON_1);
return (gen_pmcon_1 >> 9) & 1;
}
int get_write_protect_state(void)
{
const pci_devfn_t dev = PCI_DEV(0, 0x1f, 2);

4
src/mainboard/samsung/lumpy/onboard.h
View File

@ -18,4 +18,8 @@
/* Recovery: GPIO42 = CHP3_REC_MODE#, active low */
#define GPIO_REC_MODE 42
#ifndef __ACPI__
int get_power_switch(void);
#endif
#endif

12
src/mainboard/samsung/stumpy/chromeos.c
View File

@ -15,9 +15,6 @@
void fill_lb_gpios(struct lb_gpios *gpios)
{
const pci_devfn_t dev = PCI_DEV(0, 0x1f, 0);
u16 gen_pmcon_1 = pci_s_read_config32(dev, GEN_PMCON_1);
struct lb_gpio chromeos_gpios[] = {
/* Recovery: GPIO42 = CHP3_REC_MODE# */
{GPIO_REC_MODE, ACTIVE_LOW, !get_recovery_mode_switch(),
@ -27,7 +24,7 @@ void fill_lb_gpios(struct lb_gpios *gpios)
{100, ACTIVE_HIGH, 1, "lid"},
/* Power Button */
{101, ACTIVE_LOW, (gen_pmcon_1 >> 9) & 1, "power"},
{101, ACTIVE_LOW, get_power_switch(), "power"},
/* Did we load the VGA Option ROM? */
/* -1 indicates that this is a pseudo GPIO */
@ -46,6 +43,13 @@ static bool raw_recovery_mode_switch(void)
return !get_gpio(GPIO_REC_MODE);
}
int get_power_switch(void)
{
const pci_devfn_t dev = PCI_DEV(0, 0x1f, 0);
u16 gen_pmcon_1 = pci_s_read_config32(dev, GEN_PMCON_1);
return (gen_pmcon_1 >> 9) & 1;
}
int get_write_protect_state(void)
{
const pci_devfn_t dev = PCI_DEV(0, 0x1f, 2);

2
src/mainboard/samsung/stumpy/onboard.h
View File

@ -9,4 +9,6 @@
/* Write Protect: GPIO68 = CHP3_SPI_WP, active high */
#define GPIO_SPI_WP 68
int get_power_switch(void);
#endif