intel/broadwell: Remove old USBDEBUG backup store in CAR
Required EHCI state is maintained as a CAR_GLOBAL to have it properly migrated. Change-Id: I8df413bec6faae4952670710c8ac804e0331c966 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/15236 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
This commit is contained in:
parent
c6986fac77
commit
4b86314495
|
@ -26,7 +26,6 @@
|
||||||
(CONFIG_DCACHE_RAM_SIZE + CONFIG_DCACHE_RAM_MRC_VAR_SIZE)
|
(CONFIG_DCACHE_RAM_SIZE + CONFIG_DCACHE_RAM_MRC_VAR_SIZE)
|
||||||
#define CACHE_AS_RAM_BASE CONFIG_DCACHE_RAM_BASE
|
#define CACHE_AS_RAM_BASE CONFIG_DCACHE_RAM_BASE
|
||||||
#define CACHE_AS_RAM_LIMIT (CONFIG_DCACHE_RAM_BASE + CONFIG_DCACHE_RAM_SIZE)
|
#define CACHE_AS_RAM_LIMIT (CONFIG_DCACHE_RAM_BASE + CONFIG_DCACHE_RAM_SIZE)
|
||||||
#define USBDEBUG_VAR_SIZE 36 /* sizeof(struct ehci_debug_info) */
|
|
||||||
|
|
||||||
/* Cache 4GB - MRC_SIZE_KB for MRC */
|
/* Cache 4GB - MRC_SIZE_KB for MRC */
|
||||||
#define CACHE_MRC_BYTES ((CONFIG_CACHE_MRC_SIZE_KB << 10) - 1)
|
#define CACHE_MRC_BYTES ((CONFIG_CACHE_MRC_SIZE_KB << 10) - 1)
|
||||||
|
@ -166,9 +165,6 @@ clear_mtrrs:
|
||||||
|
|
||||||
/* Setup the stack. */
|
/* Setup the stack. */
|
||||||
movl $(CACHE_AS_RAM_LIMIT), %eax
|
movl $(CACHE_AS_RAM_LIMIT), %eax
|
||||||
#if CONFIG_USBDEBUG
|
|
||||||
sub $(USBDEBUG_VAR_SIZE), %eax
|
|
||||||
#endif
|
|
||||||
movl %eax, %esp
|
movl %eax, %esp
|
||||||
|
|
||||||
/* Restore the BIST result. */
|
/* Restore the BIST result. */
|
||||||
|
@ -193,15 +189,6 @@ before_romstage:
|
||||||
|
|
||||||
post_code(0x2f)
|
post_code(0x2f)
|
||||||
|
|
||||||
/* Copy global variable space (for USBDEBUG) to memory */
|
|
||||||
#if CONFIG_USBDEBUG
|
|
||||||
cld
|
|
||||||
movl $(CACHE_AS_RAM_LIMIT - USBDEBUG_VAR_SIZE), %esi
|
|
||||||
movl $(CONFIG_RAMTOP - USBDEBUG_VAR_SIZE), %edi
|
|
||||||
movl $USBDEBUG_VAR_SIZE, %ecx
|
|
||||||
rep movsb
|
|
||||||
#endif
|
|
||||||
|
|
||||||
post_code(0x30)
|
post_code(0x30)
|
||||||
|
|
||||||
/* Disable cache. */
|
/* Disable cache. */
|
||||||
|
|
Loading…
Reference in New Issue