GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

sb/intel/i3100/lpc.c: Use tab for indents 

Change-Id: I37d0b1ad84a95342015659d319ac4ce20e5717be
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/17584
Tested-by: build bot (Jenkins)
Reviewed-by: Martin Roth <martinroth@google.com>
This commit is contained in:
Elyes HAOUAS 2016-11-23 19:09:38 +01:00 committed by Martin Roth
parent ab273d3f16
commit 4b940bea54
1 changed files with 55 additions and 55 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

110
src/southbridge/intel/i3100/lpc.c
View File

@ -242,66 +242,66 @@ static void i3100_pirq_init(device_t dev)
} }
static void i3100_power_options(device_t dev) { static void i3100_power_options(device_t dev) {
u8 reg8; u8 reg8;
u16 reg16; u16 reg16;
int pwr_on = CONFIG_MAINBOARD_POWER_ON_AFTER_POWER_FAIL; int pwr_on = CONFIG_MAINBOARD_POWER_ON_AFTER_POWER_FAIL;
int nmi_option; int nmi_option;
/* Which state do we want to goto after g3 (power restored)? /* Which state do we want to goto after g3 (power restored)?
* 0 == S0 Full On * 0 == S0 Full On
* 1 == S5 Soft Off * 1 == S5 Soft Off
*/ */
get_option(&pwr_on, "power_on_after_fail"); get_option(&pwr_on, "power_on_after_fail");
reg8 = pci_read_config8(dev, GEN_PMCON_3); reg8 = pci_read_config8(dev, GEN_PMCON_3);
reg8 &= 0xfe; reg8 &= 0xfe;
if (pwr_on) { if (pwr_on) {
reg8 &= ~1; reg8 &= ~1;
} else { } else {
reg8 |= 1; reg8 |= 1;
} }
/* avoid #S4 assertions */ /* avoid #S4 assertions */
reg8 |= (3 << 4); reg8 |= (3 << 4);
/* minimum asssertion is 1 to 2 RTCCLK */ /* minimum asssertion is 1 to 2 RTCCLK */
reg8 &= ~(1 << 3); reg8 &= ~(1 << 3);
pci_write_config8(dev, GEN_PMCON_3, reg8); pci_write_config8(dev, GEN_PMCON_3, reg8);
printk(BIOS_INFO, "set power %s after power fail\n", pwr_on ? "on" : "off"); printk(BIOS_INFO, "set power %s after power fail\n", pwr_on ? "on" : "off");
/* Set up NMI on errors. */ /* Set up NMI on errors. */
reg8 = inb(0x61); reg8 = inb(0x61);
/* Higher Nibble must be 0 */ /* Higher Nibble must be 0 */
reg8 &= 0x0f; reg8 &= 0x0f;
/* IOCHK# NMI Enable */ /* IOCHK# NMI Enable */
reg8 &= ~(1 << 3); reg8 &= ~(1 << 3);
/* PCI SERR# Enable */ /* PCI SERR# Enable */
// reg8 &= ~(1 << 2); // reg8 &= ~(1 << 2);
/* PCI SERR# Disable for now */ /* PCI SERR# Disable for now */
reg8 |= (1 << 2); reg8 |= (1 << 2);
outb(reg8, 0x61); outb(reg8, 0x61);
reg8 = inb(0x70); reg8 = inb(0x70);
nmi_option = NMI_OFF; nmi_option = NMI_OFF;
get_option(&nmi_option, "nmi"); get_option(&nmi_option, "nmi");
if (nmi_option) { if (nmi_option) {
/* Set NMI. */ /* Set NMI. */
printk(BIOS_INFO, "NMI sources enabled.\n"); printk(BIOS_INFO, "NMI sources enabled.\n");
reg8 &= ~(1 << 7); reg8 &= ~(1 << 7);
} else { } else {
/* Can't mask NMI from PCI-E and NMI_NOW */ /* Can't mask NMI from PCI-E and NMI_NOW */
printk(BIOS_INFO, "NMI sources disabled.\n"); printk(BIOS_INFO, "NMI sources disabled.\n");
reg8 |= ( 1 << 7); reg8 |= ( 1 << 7);
} }
outb(reg8, 0x70); outb(reg8, 0x70);
// Enable CPU_SLP# and Intel Speedstep, set SMI# rate down // Enable CPU_SLP# and Intel Speedstep, set SMI# rate down
reg16 = pci_read_config16(dev, GEN_PMCON_1); reg16 = pci_read_config16(dev, GEN_PMCON_1);
reg16 &= ~((3 << 0) | (1 << 10)); reg16 &= ~((3 << 0) | (1 << 10));
reg16 |= (1 << 3) | (1 << 5); reg16 |= (1 << 3) | (1 << 5);
/* CLKRUN_EN */ /* CLKRUN_EN */
// reg16 |= (1 << 2); // reg16 |= (1 << 2);
pci_write_config16(dev, GEN_PMCON_1, reg16); pci_write_config16(dev, GEN_PMCON_1, reg16);
// Set the board's GPI routing. // Set the board's GPI routing.
// i82801gx_gpi_routing(dev); // i82801gx_gpi_routing(dev);
} }
static void i3100_gpio_init(device_t dev) static void i3100_gpio_init(device_t dev)