cheza: board-level GPIO support
Change-Id: I64e79904c7ad95091ea29d9f80444c4e3b493471 Signed-off-by: T Michael Turney <mturney@codeaurora.org> Reviewed-on: https://review.coreboot.org/c/29298 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Julius Werner <jwerner@chromium.org>
This commit is contained in:
parent
82d6f90c5f
commit
4ba64c99e3
|
@ -0,0 +1,30 @@
|
|||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright (C) 2018, The Linux Foundation. All rights reserved.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License version 2 and
|
||||
* only version 2 as published by the Free Software Foundation.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#ifndef __COREBOOT_SRC_MAINBOARD_GOOGLE_CHEZA_BOARD_H
|
||||
#define __COREBOOT_SRC_MAINBOARD_GOOGLE_CHEZA_BOARD_H
|
||||
|
||||
#include <gpio.h>
|
||||
#include <soc/gpio.h>
|
||||
|
||||
#define GPIO_EC_IN_RW GPIO(11)
|
||||
#define GPIO_AP_EC_INT GPIO(122)
|
||||
#define GPIO_AP_SUSPEND GPIO(126)
|
||||
#define GPIO_WP_STATE GPIO(128)
|
||||
#define GPIO_H1_AP_INT GPIO(129)
|
||||
|
||||
void setup_chromeos_gpios(void);
|
||||
|
||||
#endif /* ! __COREBOOT_SRC_MAINBOARD_GOOGLE_CHEZA_BOARD_H */
|
|
@ -15,8 +15,9 @@
|
|||
|
||||
#include <bootblock_common.h>
|
||||
#include <timestamp.h>
|
||||
#include "board.h"
|
||||
|
||||
void bootblock_mainboard_init(void)
|
||||
{
|
||||
|
||||
setup_chromeos_gpios();
|
||||
}
|
||||
|
|
|
@ -14,8 +14,35 @@
|
|||
*/
|
||||
|
||||
#include <boot/coreboot_tables.h>
|
||||
#include <bootmode.h>
|
||||
#include "board.h"
|
||||
|
||||
int get_write_protect_state(void)
|
||||
{
|
||||
return !gpio_get(GPIO_WP_STATE);
|
||||
}
|
||||
|
||||
void setup_chromeos_gpios(void)
|
||||
{
|
||||
gpio_input_pullup(GPIO_EC_IN_RW);
|
||||
gpio_input_pullup(GPIO_AP_EC_INT);
|
||||
gpio_output(GPIO_AP_SUSPEND, 1);
|
||||
gpio_input(GPIO_WP_STATE);
|
||||
gpio_input_pullup(GPIO_H1_AP_INT);
|
||||
}
|
||||
|
||||
void fill_lb_gpios(struct lb_gpios *gpios)
|
||||
{
|
||||
struct lb_gpio chromeos_gpios[] = {
|
||||
{GPIO_EC_IN_RW.addr, ACTIVE_LOW, gpio_get(GPIO_EC_IN_RW),
|
||||
"EC in RW"},
|
||||
{GPIO_AP_EC_INT.addr, ACTIVE_LOW, gpio_get(GPIO_AP_EC_INT),
|
||||
"EC interrupt"},
|
||||
{GPIO_WP_STATE.addr, ACTIVE_LOW, gpio_get(GPIO_WP_STATE),
|
||||
"write protect"},
|
||||
{GPIO_H1_AP_INT.addr, ACTIVE_LOW, gpio_get(GPIO_H1_AP_INT),
|
||||
"TPM interrupt"},
|
||||
};
|
||||
|
||||
lb_add_gpios(gpios, chromeos_gpios, ARRAY_SIZE(chromeos_gpios));
|
||||
}
|
||||
|
|
Loading…
Reference in New Issue