mb/google/mancomb: Enable PCIe devices in devicetree
BUG=b:182211161 TEST=builds Signed-off-by: Eric Lai <ericr_lai@compal.corp-partner.google.com> Change-Id: Id6c20b32ddafe415132ce70abf5381ff3aad13f7 Reviewed-on: https://review.coreboot.org/c/coreboot/+/52118 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Raul Rangel <rrangel@chromium.org>
This commit is contained in:
parent
92d7fd5527
commit
4bc6adcb93
|
@ -39,6 +39,11 @@ chip soc/amd/cezanne
|
|||
}"
|
||||
|
||||
device domain 0 on
|
||||
device ref gpp_bridge_0 on end # WLAN
|
||||
device ref gpp_bridge_1 on end # SD
|
||||
device ref gpp_bridge_2 on end # LAN
|
||||
device ref gpp_bridge_3 on end # NVMe
|
||||
|
||||
device ref gpp_bridge_a on # Internal GPP Bridge 0 to Bus A
|
||||
device ref gfx on end # Internal GPU (GFX)
|
||||
end
|
||||
|
|
Loading…
Reference in New Issue