soc/amd/picasso: Move ACP register to acp.h

This is a device specific register, not a northbridge register.

BUG=b:147042464

Signed-off-by: Raul E Rangel <rrangel@chromium.org>
Change-Id: I97b63571e336f541dcb274e4c8c608f6fc59ff42
Reviewed-on: https://review.coreboot.org/c/coreboot/+/41263
Reviewed-by: Furquan Shaikh <furquan@google.com>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Raul E Rangel 2020-05-07 15:14:09 -06:00 committed by Patrick Georgi
parent 94acba86fa
commit 4c7e0d734f
2 changed files with 11 additions and 1 deletions

View File

@ -6,9 +6,9 @@
#include <device/pci_ids.h> #include <device/pci_ids.h>
#include <device/pci_ops.h> #include <device/pci_ops.h>
#include "chip.h" #include "chip.h"
#include <soc/acp.h>
#include <soc/acpi.h> #include <soc/acpi.h>
#include <soc/pci_devs.h> #include <soc/pci_devs.h>
#include <soc/northbridge.h>
#include <soc/southbridge.h> #include <soc/southbridge.h>
#include <amdblocks/acpimmio.h> #include <amdblocks/acpimmio.h>
#include <commonlib/helpers.h> #include <commonlib/helpers.h>

View File

@ -0,0 +1,10 @@
/* SPDX-License-Identifier: GPL-2.0-only */
/* This file is part of the coreboot project. */
#ifndef __PI_PICASSO_ACP_H__
#define __PI_PICASSO_ACP_H__
/* Bus A D0F5 - Audio Processor */
#define ACP_I2S_PIN_CONFIG 0x1400 /* HDA, Soundwire, I2S */
#endif /* __PI_PICASSO_ACP_H__ */