soc/intel/common: Add SMRR Lock Supported bit definition for MTRR_CAP
The IA32_MTRR_CAP register has a bit which indicates that the SMRR MSRs can be "locked" and this patch adds the definition for that. BUG=b:164489598 Signed-off-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Change-Id: I1254fb40c790f2a83dd11c2aabcf9bdf922b9395 Reviewed-on: https://review.coreboot.org/c/coreboot/+/45012 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Caveh Jalali <caveh@chromium.org> Reviewed-by: Subrata Banik <subrata.banik@intel.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
parent
62669a24ea
commit
4cba419676
|
@ -106,8 +106,9 @@
|
|||
#define MSR_L2_QOS_MASK(reg) (0xd10 + reg)
|
||||
|
||||
/* MTRR_CAP_MSR bits */
|
||||
#define SMRR_SUPPORTED (1<<11)
|
||||
#define PRMRR_SUPPORTED (1<<12)
|
||||
#define SMRR_SUPPORTED (1<<11)
|
||||
#define PRMRR_SUPPORTED (1<<12)
|
||||
#define SMRR_LOCK_SUPPORTED (1<<14)
|
||||
|
||||
#define SGX_SUPPORTED (1<<2)
|
||||
/* Intel SDM: Table 36-6.
|
||||
|
|
Loading…
Reference in New Issue