GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/starlabs/starbook/adl: Fix OC pin config 

Signed-off-by: Sean Rhodes <sean@starlabs.systems>
Change-Id: I1c4bdab44f0d73546f52614917dccbe71f0911a3
Reviewed-on: https://review.coreboot.org/c/coreboot/+/73984
Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Sean Rhodes 2023-03-27 11:33:32 +01:00 committed by Jakub Czapiga
parent aaab6566c0
commit 4d3a0266ce
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
src/mainboard/starlabs/starbook/variants/adl/devicetree.cb
View File

@ -52,22 +52,22 @@ chip soc/intel/alderlake
device ref crashlog off end device ref crashlog off end
device ref xhci on device ref xhci on
# Motherboard USB Type C # Motherboard USB Type C
register "usb2_ports[0]" = "USB2_PORT_MID(OC3)" register "usb2_ports[0]" = "USB2_PORT_MID(OC5)"
register "usb3_ports[2]" = "USB3_PORT_DEFAULT(OC3)" register "usb3_ports[2]" = "USB3_PORT_DEFAULT(OC3)"
# Motherboard USB 3.0 # Motherboard USB 3.0
register "usb2_ports[2]" = "USB2_PORT_MID(OC0)" register "usb2_ports[2]" = "USB2_PORT_MID(OC_SKIP)"
register "usb3_ports[0]" = "USB3_PORT_DEFAULT(OC0)" register "usb3_ports[0]" = "USB3_PORT_DEFAULT(OC5)"
# Daughterboard USB 3.0 # Daughterboard USB 3.0
register "usb2_ports[6]" = "USB2_PORT_MID(OC_SKIP)" register "usb2_ports[6]" = "USB2_PORT_MID(OC0)"
register "usb3_ports[1]" = "USB3_PORT_DEFAULT(OC_SKIP)" register "usb3_ports[1]" = "USB3_PORT_DEFAULT(OC_SKIP)"
# Internal Webcam # Internal Webcam
register "usb2_ports[CONFIG_CCD_PORT]" = "USB2_PORT_MID(OC_SKIP)" register "usb2_ports[CONFIG_CCD_PORT]" = "USB2_PORT_MID(OC_SKIP)"
# Fingerprint Reader # Fingerprint Reader
register "usb2_ports[5]" = "USB2_PORT_MID(OC_SKIP)" register "usb2_ports[5]" = "USB2_PORT_MID(OC0)"
# Daughterboard SD Card # Daughterboard SD Card
register "usb2_ports[3]" = "USB2_PORT_MID(OC_SKIP)" register "usb2_ports[3]" = "USB2_PORT_MID(OC_SKIP)"