GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

supermicro/h8qgi & h8scm: Remove a trailing whitespace 

Change-Id: I9d44679f32b917dae42b9a6920c3d3c54626dcda
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: http://review.coreboot.org/6324
Tested-by: build bot (Jenkins)
Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
This commit is contained in:
Elyes HAOUAS 2014-07-22 19:03:14 +02:00 committed by Patrick Georgi
parent 5cf47cc790
commit 4d529dab92
4 changed files with 22 additions and 22 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
src/mainboard/supermicro/h8qgi/buildOpts.c
View File

@ -30,15 +30,15 @@
* coreboot enable -Wundef option, so we should make sure we have all contanstand defined * coreboot enable -Wundef option, so we should make sure we have all contanstand defined
*/ */
/* MEMORY_BUS_SPEED */ /* MEMORY_BUS_SPEED */
#define DDR400_FREQUENCY 200 ///< DDR 400 #define DDR400_FREQUENCY 200 ///< DDR 400
#define DDR533_FREQUENCY 266 ///< DDR 533 #define DDR533_FREQUENCY 266 ///< DDR 533
#define DDR667_FREQUENCY 333 ///< DDR 667 #define DDR667_FREQUENCY 333 ///< DDR 667
#define DDR800_FREQUENCY 400 ///< DDR 800 #define DDR800_FREQUENCY 400 ///< DDR 800
#define DDR1066_FREQUENCY 533 ///< DDR 1066 #define DDR1066_FREQUENCY 533 ///< DDR 1066
#define DDR1333_FREQUENCY 667 ///< DDR 1333 #define DDR1333_FREQUENCY 667 ///< DDR 1333
#define DDR1600_FREQUENCY 800 ///< DDR 1600 #define DDR1600_FREQUENCY 800 ///< DDR 1600
#define DDR1866_FREQUENCY 933 ///< DDR 1866 #define DDR1866_FREQUENCY 933 ///< DDR 1866
#define UNSUPPORTED_DDR_FREQUENCY 934 ///< Highest limit of DDR frequency #define UNSUPPORTED_DDR_FREQUENCY 934 ///< Highest limit of DDR frequency
/* QUANDRANK_TYPE*/ /* QUANDRANK_TYPE*/
#define QUADRANK_REGISTERED 0 ///< Quadrank registered DIMM #define QUADRANK_REGISTERED 0 ///< Quadrank registered DIMM

4
src/mainboard/supermicro/h8qgi/platform_cfg.h
View File

@ -31,13 +31,13 @@
* Enable check for PCIe endpoint to be ready for PCI enumeration. * Enable check for PCIe endpoint to be ready for PCI enumeration.
* *
*/ */
//#define EPREADY_WORKAROUND_DISABLED //#define EPREADY_WORKAROUND_DISABLED
/** /**
* Enable IOMMU support. Initialize IOMMU subsystem, generate IVRS ACPI table. * Enable IOMMU support. Initialize IOMMU subsystem, generate IVRS ACPI table.
* *
*/ */
#define IOMMU_SUPPORT_DISABLE //TODO: enable it #define IOMMU_SUPPORT_DISABLE //TODO: enable it
/** /**
* Disable server PCIe hotplug support. * Disable server PCIe hotplug support.

18
src/mainboard/supermicro/h8scm/buildOpts.c
View File

@ -30,15 +30,15 @@
* coreboot enable -Wundef option, so we should make sure we have all contanstand defined * coreboot enable -Wundef option, so we should make sure we have all contanstand defined
*/ */
/* MEMORY_BUS_SPEED */ /* MEMORY_BUS_SPEED */
#define DDR400_FREQUENCY 200 ///< DDR 400 #define DDR400_FREQUENCY 200 ///< DDR 400
#define DDR533_FREQUENCY 266 ///< DDR 533 #define DDR533_FREQUENCY 266 ///< DDR 533
#define DDR667_FREQUENCY 333 ///< DDR 667 #define DDR667_FREQUENCY 333 ///< DDR 667
#define DDR800_FREQUENCY 400 ///< DDR 800 #define DDR800_FREQUENCY 400 ///< DDR 800
#define DDR1066_FREQUENCY 533 ///< DDR 1066 #define DDR1066_FREQUENCY 533 ///< DDR 1066
#define DDR1333_FREQUENCY 667 ///< DDR 1333 #define DDR1333_FREQUENCY 667 ///< DDR 1333
#define DDR1600_FREQUENCY 800 ///< DDR 1600 #define DDR1600_FREQUENCY 800 ///< DDR 1600
#define DDR1866_FREQUENCY 933 ///< DDR 1866 #define DDR1866_FREQUENCY 933 ///< DDR 1866
#define UNSUPPORTED_DDR_FREQUENCY 934 ///< Highest limit of DDR frequency #define UNSUPPORTED_DDR_FREQUENCY 934 ///< Highest limit of DDR frequency
/* QUANDRANK_TYPE */ /* QUANDRANK_TYPE */
#define QUADRANK_REGISTERED 0 ///< Quadrank registered DIMM #define QUADRANK_REGISTERED 0 ///< Quadrank registered DIMM

4
src/mainboard/supermicro/h8scm/platform_cfg.h
View File

@ -31,13 +31,13 @@
* Enable check for PCIe endpoint to be ready for PCI enumeration. * Enable check for PCIe endpoint to be ready for PCI enumeration.
* *
*/ */
//#define EPREADY_WORKAROUND_DISABLED //#define EPREADY_WORKAROUND_DISABLED
/** /**
* Enable IOMMU support. Initialize IOMMU subsystem, generate IVRS ACPI table. * Enable IOMMU support. Initialize IOMMU subsystem, generate IVRS ACPI table.
* *
*/ */
#define IOMMU_SUPPORT_DISABLE //TODO: enable it #define IOMMU_SUPPORT_DISABLE //TODO: enable it
/** /**
* Disable server PCIe hotplug support. * Disable server PCIe hotplug support.