intel/kblrvp: Move lockdown config to baseboard devicetree
Clean up lockdown configuration and move it to the baseboard's devicetree. Since most of the mainboards use `CHIPSET_LOCKDOWN_COREBOOT`, use it for the rvp8 variant for consistency as well. Built intel/rvp11 with `BUILD_TIMELESS=1` and coreboot.rom remains identical. intel/rvp8 changes, as expected. Change-Id: I78e847c321c61c3a974b26f30bc2823ff84df651 Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/56212 Reviewed-by: Michael Niewöhner <foss@mniewoehner.de> Reviewed-by: Subrata Banik <subrata.banik@intel.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
1be296c1e7
commit
4dcac13043
|
@ -110,6 +110,10 @@ chip soc/intel/skylake
|
||||||
# Send an extra VR mailbox command for the PS4 exit issue
|
# Send an extra VR mailbox command for the PS4 exit issue
|
||||||
register "SendVrMbxCmd" = "2"
|
register "SendVrMbxCmd" = "2"
|
||||||
|
|
||||||
|
register "common_soc_config" = "{
|
||||||
|
.chipset_lockdown = CHIPSET_LOCKDOWN_COREBOOT,
|
||||||
|
}"
|
||||||
|
|
||||||
device cpu_cluster 0 on
|
device cpu_cluster 0 on
|
||||||
device lapic 0 on end
|
device lapic 0 on end
|
||||||
end
|
end
|
||||||
|
|
|
@ -105,11 +105,6 @@ chip soc/intel/skylake
|
||||||
.tdp_pl2_override = 60,
|
.tdp_pl2_override = 60,
|
||||||
}"
|
}"
|
||||||
|
|
||||||
# Lock Down
|
|
||||||
register "common_soc_config" = "{
|
|
||||||
.chipset_lockdown = CHIPSET_LOCKDOWN_COREBOOT,
|
|
||||||
}"
|
|
||||||
|
|
||||||
device domain 0 on
|
device domain 0 on
|
||||||
device pci 04.0 off end # SA thermal subsystem
|
device pci 04.0 off end # SA thermal subsystem
|
||||||
device pci 17.0 on end # SATA
|
device pci 17.0 on end # SATA
|
||||||
|
|
|
@ -110,11 +110,6 @@ chip soc/intel/skylake
|
||||||
[PchSerialIoIndexUart2] = PchSerialIoSkipInit, \
|
[PchSerialIoIndexUart2] = PchSerialIoSkipInit, \
|
||||||
}"
|
}"
|
||||||
|
|
||||||
# Lock Down
|
|
||||||
register "common_soc_config" = "{
|
|
||||||
.chipset_lockdown = CHIPSET_LOCKDOWN_COREBOOT,
|
|
||||||
}"
|
|
||||||
|
|
||||||
device domain 0 on
|
device domain 0 on
|
||||||
device pci 05.0 on end # SA IMGU
|
device pci 05.0 on end # SA IMGU
|
||||||
device pci 14.3 on end # Camera
|
device pci 14.3 on end # Camera
|
||||||
|
|
|
@ -150,11 +150,6 @@ chip soc/intel/skylake
|
||||||
# Use default SD card detect GPIO configuration
|
# Use default SD card detect GPIO configuration
|
||||||
register "sdcard_cd_gpio" = "GPP_G5"
|
register "sdcard_cd_gpio" = "GPP_G5"
|
||||||
|
|
||||||
# Lock Down
|
|
||||||
register "common_soc_config" = "{
|
|
||||||
.chipset_lockdown = CHIPSET_LOCKDOWN_COREBOOT,
|
|
||||||
}"
|
|
||||||
|
|
||||||
device cpu_cluster 0 on
|
device cpu_cluster 0 on
|
||||||
device lapic 0 on end
|
device lapic 0 on end
|
||||||
end
|
end
|
||||||
|
|
Loading…
Reference in New Issue