GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/amd/majolica: use GPIO_40 as reset pin for NVME SSD 

Default Majolica configuration uses GPIO_40 for NVME M2_SSD_RST#

BUG=b:182100027
TEST=ls /dev/nvme*

Change-Id: Idecc0ec7eaf903b29fea109d3688f3c249da62f5
Signed-off-by: Nikolai Vyssotski <nikolai.vyssotski@amd.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/52423
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Felix Held <felix-coreboot@felixheld.de>
This commit is contained in:
Nikolai Vyssotski 2021-04-16 13:00:59 -05:00 committed by Felix Held
parent 48b0079000
commit 4e29e2f14b
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/mainboard/amd/majolica/port_descriptors.c
View File

@ -25,7 +25,7 @@ static const fsp_dxio_descriptor majolica_czn_dxio_descriptors[] = {
.function_number = 1, .function_number = 1,
.turn_off_unused_lanes = true, .turn_off_unused_lanes = true,
.clk_req = CLK_REQ5, .clk_req = CLK_REQ5,
.gpio_group_id = GPIO_26, .gpio_group_id = GPIO_40,
.port_params = {PP_PSPP_AC, 0x133, PP_PSPP_DC, 0x122} .port_params = {PP_PSPP_AC, 0x133, PP_PSPP_DC, 0x122}
}, },
{ /* DT */ { /* DT */