Should be part of 6044. I forgot to add the directory :/
This adds the m2v directory and necessary files to src/mainboards/asus and adjusts the Kconfig. Signed-off-by: Tobias Diedrich <ranma+coreboot@tdiedrich.de> Acked-by: Rudolf Marek <r.marek@assembler.cz> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@6045 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Tobias Diedrich
Rudolf Marek
parent
4a6dfebf39
commit
4e6305f4ab
|
|
@ -0,0 +1,77 @@
|
||||||
|
if BOARD_ASUS_M2V
|
||||||
|
|
||||||
|
config BOARD_SPECIFIC_OPTIONS # dummy
|
||||||
|
def_bool y
|
||||||
|
select ARCH_X86
|
||||||
|
select CPU_AMD_SOCKET_AM2
|
||||||
|
select DIMM_DDR2
|
||||||
|
select QRANK_DIMM_SUPPORT
|
||||||
|
select HAVE_OPTION_TABLE
|
||||||
|
select K8_HT_FREQ_1G_SUPPORT
|
||||||
|
select NORTHBRIDGE_AMD_AMDK8
|
||||||
|
select NORTHBRIDGE_AMD_AMDK8_ROOT_COMPLEX
|
||||||
|
select SOUTHBRIDGE_VIA_VT8237R
|
||||||
|
select SOUTHBRIDGE_VIA_K8T890
|
||||||
|
select SUPERIO_ITE_IT8712F
|
||||||
|
select CACHE_AS_RAM
|
||||||
|
select BOARD_ROMSIZE_KB_512
|
||||||
|
select RAMINIT_SYSINFO
|
||||||
|
select TINY_BOOTBLOCK
|
||||||
|
|
||||||
|
config MAINBOARD_DIR
|
||||||
|
string
|
||||||
|
default asus/m2v
|
||||||
|
|
||||||
|
config DCACHE_RAM_BASE
|
||||||
|
hex
|
||||||
|
default 0xcc000
|
||||||
|
|
||||||
|
config DCACHE_RAM_SIZE
|
||||||
|
hex
|
||||||
|
default 0x4000
|
||||||
|
|
||||||
|
config DCACHE_RAM_GLOBAL_VAR_SIZE
|
||||||
|
hex
|
||||||
|
default 0x1000
|
||||||
|
|
||||||
|
config APIC_ID_OFFSET
|
||||||
|
hex
|
||||||
|
default 0x10
|
||||||
|
|
||||||
|
config SB_HT_CHAIN_ON_BUS0
|
||||||
|
int
|
||||||
|
default 1
|
||||||
|
|
||||||
|
config MAINBOARD_PART_NUMBER
|
||||||
|
string
|
||||||
|
default "M2V"
|
||||||
|
|
||||||
|
config HW_MEM_HOLE_SIZEK
|
||||||
|
hex
|
||||||
|
default 0
|
||||||
|
|
||||||
|
config MAX_CPUS
|
||||||
|
int
|
||||||
|
default 2
|
||||||
|
|
||||||
|
config MAX_PHYSICAL_CPUS
|
||||||
|
int
|
||||||
|
default 1
|
||||||
|
|
||||||
|
config HEAP_SIZE
|
||||||
|
hex
|
||||||
|
default 0x40000
|
||||||
|
|
||||||
|
config HT_CHAIN_END_UNITID_BASE
|
||||||
|
hex
|
||||||
|
default 0x20
|
||||||
|
|
||||||
|
config HT_CHAIN_UNITID_BASE
|
||||||
|
hex
|
||||||
|
default 0x0
|
||||||
|
|
||||||
|
config MAINBOARD_PCI_SUBSYSTEM_VENDOR_ID
|
||||||
|
hex
|
||||||
|
default 0x1043
|
||||||
|
|
||||||
|
endif # BOARD_ASUS_M2V
|
||||||
|
|
@ -0,0 +1,22 @@
|
||||||
|
/*
|
||||||
|
* This file is part of the coreboot project.
|
||||||
|
*
|
||||||
|
* Copyright (C) 2007 Rudolf Marek <r.marek@assembler.cz>
|
||||||
|
*
|
||||||
|
* This program is free software; you can redistribute it and/or modify
|
||||||
|
* it under the terms of the GNU General Public License as published by
|
||||||
|
* the Free Software Foundation; version 2 of the License.
|
||||||
|
*
|
||||||
|
* This program is distributed in the hope that it will be useful,
|
||||||
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||||
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||||
|
* GNU General Public License for more details.
|
||||||
|
*
|
||||||
|
* You should have received a copy of the GNU General Public License
|
||||||
|
* along with this program; if not, write to the Free Software
|
||||||
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
||||||
|
*/
|
||||||
|
|
||||||
|
extern struct chip_operations mainboard_ops;
|
||||||
|
|
||||||
|
struct mainboard_config {};
|
||||||
|
|
@ -0,0 +1,98 @@
|
||||||
|
entries
|
||||||
|
|
||||||
|
#start-bit length config config-ID name
|
||||||
|
#0 8 r 0 seconds
|
||||||
|
#8 8 r 0 alarm_seconds
|
||||||
|
#16 8 r 0 minutes
|
||||||
|
#24 8 r 0 alarm_minutes
|
||||||
|
#32 8 r 0 hours
|
||||||
|
#40 8 r 0 alarm_hours
|
||||||
|
#48 8 r 0 day_of_week
|
||||||
|
#56 8 r 0 day_of_month
|
||||||
|
#64 8 r 0 month
|
||||||
|
#72 8 r 0 year
|
||||||
|
#80 4 r 0 rate_select
|
||||||
|
#84 3 r 0 REF_Clock
|
||||||
|
#87 1 r 0 UIP
|
||||||
|
#88 1 r 0 auto_switch_DST
|
||||||
|
#89 1 r 0 24_hour_mode
|
||||||
|
#90 1 r 0 binary_values_enable
|
||||||
|
#91 1 r 0 square-wave_out_enable
|
||||||
|
#92 1 r 0 update_finished_enable
|
||||||
|
#93 1 r 0 alarm_interrupt_enable
|
||||||
|
#94 1 r 0 periodic_interrupt_enable
|
||||||
|
#95 1 r 0 disable_clock_updates
|
||||||
|
#96 288 r 0 temporary_filler
|
||||||
|
0 384 r 0 reserved_memory
|
||||||
|
384 1 e 4 boot_option
|
||||||
|
385 1 e 4 last_boot
|
||||||
|
386 1 e 1 ECC_memory
|
||||||
|
388 4 r 0 reboot_bits
|
||||||
|
392 3 e 5 baud_rate
|
||||||
|
395 1 e 1 hw_scrubber
|
||||||
|
396 1 e 1 interleave_chip_selects
|
||||||
|
397 2 e 8 max_mem_clock
|
||||||
|
399 1 e 2 multi_core
|
||||||
|
400 1 e 1 power_on_after_fail
|
||||||
|
412 4 e 6 debug_level
|
||||||
|
416 4 e 7 boot_first
|
||||||
|
420 4 e 7 boot_second
|
||||||
|
424 4 e 7 boot_third
|
||||||
|
428 4 h 0 boot_index
|
||||||
|
432 8 h 0 boot_countdown
|
||||||
|
440 4 e 9 slow_cpu
|
||||||
|
444 1 e 1 nmi
|
||||||
|
445 1 e 1 iommu
|
||||||
|
728 256 h 0 user_data
|
||||||
|
984 16 h 0 check_sum
|
||||||
|
# Reserve the extended AMD configuration registers
|
||||||
|
1000 24 r 0 amd_reserved
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
enumerations
|
||||||
|
|
||||||
|
#ID value text
|
||||||
|
1 0 Disable
|
||||||
|
1 1 Enable
|
||||||
|
2 0 Enable
|
||||||
|
2 1 Disable
|
||||||
|
4 0 Fallback
|
||||||
|
4 1 Normal
|
||||||
|
5 0 115200
|
||||||
|
5 1 57600
|
||||||
|
5 2 38400
|
||||||
|
5 3 19200
|
||||||
|
5 4 9600
|
||||||
|
5 5 4800
|
||||||
|
5 6 2400
|
||||||
|
5 7 1200
|
||||||
|
6 6 Notice
|
||||||
|
6 7 Info
|
||||||
|
6 8 Debug
|
||||||
|
6 9 Spew
|
||||||
|
7 0 Network
|
||||||
|
7 1 HDD
|
||||||
|
7 2 Floppy
|
||||||
|
7 8 Fallback_Network
|
||||||
|
7 9 Fallback_HDD
|
||||||
|
7 10 Fallback_Floppy
|
||||||
|
#7 3 ROM
|
||||||
|
8 0 DDR400
|
||||||
|
8 1 DDR333
|
||||||
|
8 2 DDR266
|
||||||
|
8 3 DDR200
|
||||||
|
9 0 off
|
||||||
|
9 1 87.5%
|
||||||
|
9 2 75.0%
|
||||||
|
9 3 62.5%
|
||||||
|
9 4 50.0%
|
||||||
|
9 5 37.5%
|
||||||
|
9 6 25.0%
|
||||||
|
9 7 12.5%
|
||||||
|
|
||||||
|
checksums
|
||||||
|
|
||||||
|
checksum 392 983 984
|
||||||
|
|
||||||
|
|
||||||
|
|
@ -0,0 +1,74 @@
|
||||||
|
chip northbridge/amd/amdk8/root_complex # Root complex
|
||||||
|
device lapic_cluster 0 on # APIC cluster
|
||||||
|
chip cpu/amd/socket_AM2 # CPU
|
||||||
|
device lapic 0 on end # APIC
|
||||||
|
end
|
||||||
|
end
|
||||||
|
device pci_domain 0 on # PCI domain
|
||||||
|
chip northbridge/amd/amdk8 # mc0
|
||||||
|
device pci 18.0 on # Northbridge
|
||||||
|
# Devices on link 0, link 0 == LDT 0
|
||||||
|
chip southbridge/via/vt8237r # Southbridge
|
||||||
|
register "ide0_enable" = "1" # Enable IDE channel 0
|
||||||
|
register "ide1_enable" = "1" # Enable IDE channel 1
|
||||||
|
register "ide0_80pin_cable" = "1" # 80pin cable on IDE channel 0
|
||||||
|
register "ide1_80pin_cable" = "1" # 80pin cable on IDE channel 1
|
||||||
|
register "fn_ctrl_lo" = "0xc0" # Enable SB functions
|
||||||
|
register "fn_ctrl_hi" = "0x0d" # Enable SB functions
|
||||||
|
device pci 0.0 on end # HT
|
||||||
|
device pci f.1 on end # IDE
|
||||||
|
device pci 11.0 on # LPC
|
||||||
|
chip drivers/generic/generic # DIMM 0-0-0
|
||||||
|
device i2c 50 on end
|
||||||
|
end
|
||||||
|
chip drivers/generic/generic # DIMM 0-0-1
|
||||||
|
device i2c 51 on end
|
||||||
|
end
|
||||||
|
chip drivers/generic/generic # DIMM 0-1-0
|
||||||
|
device i2c 52 on end
|
||||||
|
end
|
||||||
|
chip drivers/generic/generic # DIMM 0-1-1
|
||||||
|
device i2c 53 on end
|
||||||
|
end
|
||||||
|
chip superio/ite/it8712f # Super I/O
|
||||||
|
device pnp 2e.0 on # Floppy
|
||||||
|
io 0x60 = 0x3f0
|
||||||
|
irq 0x70 = 6
|
||||||
|
drq 0x74 = 2
|
||||||
|
end
|
||||||
|
device pnp 2e.1 on # Com1
|
||||||
|
io 0x60 = 0x3f8
|
||||||
|
irq 0x70 = 4
|
||||||
|
end
|
||||||
|
device pnp 2e.2 off end # Com2 (N/A on this board)
|
||||||
|
device pnp 2e.3 on # Lpt1
|
||||||
|
io 0x60 = 0x378
|
||||||
|
irq 0x70 = 7
|
||||||
|
drq 0x74 = 3
|
||||||
|
end
|
||||||
|
device pnp 2e.4 on # Environment controller
|
||||||
|
io 0x60 = 0xd00
|
||||||
|
io 0x62 = 0xc00
|
||||||
|
irq 0x70 = 0x00
|
||||||
|
end
|
||||||
|
device pnp 2e.5 off end # PS/2 keyboard
|
||||||
|
device pnp 2e.6 off end # PS/2 mouse
|
||||||
|
device pnp 2e.7 off end # GPIO config
|
||||||
|
device pnp 2e.8 off end # Midi port
|
||||||
|
device pnp 2e.9 off end # Game port
|
||||||
|
device pnp 2e.a off end # IR
|
||||||
|
end
|
||||||
|
end
|
||||||
|
device pci 12.0 off end # VIA LAN (off, other chip used)
|
||||||
|
device pci 13.0 on end # br
|
||||||
|
device pci 13.1 on end # br2, need to have it here to discover it
|
||||||
|
end
|
||||||
|
chip southbridge/via/k8t890 # "Southbridge" K8T890
|
||||||
|
end
|
||||||
|
end
|
||||||
|
device pci 18.1 on end
|
||||||
|
device pci 18.2 on end
|
||||||
|
device pci 18.3 on end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
|
@ -0,0 +1,25 @@
|
||||||
|
/*
|
||||||
|
* This file is part of the coreboot project.
|
||||||
|
*
|
||||||
|
* Copyright (C) 2010 Tobias Diedrich <ranma+coreboot@tdiedrich.de>
|
||||||
|
*
|
||||||
|
* This program is free software; you can redistribute it and/or modify
|
||||||
|
* it under the terms of the GNU General Public License as published by
|
||||||
|
* the Free Software Foundation; version 2 of the License.
|
||||||
|
*
|
||||||
|
* This program is distributed in the hope that it will be useful,
|
||||||
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||||
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||||
|
* GNU General Public License for more details.
|
||||||
|
*
|
||||||
|
* You should have received a copy of the GNU General Public License
|
||||||
|
* along with this program; if not, write to the Free Software
|
||||||
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
||||||
|
*/
|
||||||
|
|
||||||
|
#include <device/device.h>
|
||||||
|
#include "chip.h"
|
||||||
|
|
||||||
|
struct chip_operations mainboard_ops = {
|
||||||
|
CHIP_NAME("ASUS M2V")
|
||||||
|
};
|
||||||
|
|
@ -0,0 +1,299 @@
|
||||||
|
/*
|
||||||
|
* This file is part of the coreboot project.
|
||||||
|
*
|
||||||
|
* Copyright (C) 2006 AMD
|
||||||
|
* (Written by Yinghai Lu <yinghailu@amd.com> for AMD)
|
||||||
|
* Copyright (C) 2006 MSI
|
||||||
|
* (Written by Bingxun Shi <bingxunshi@gmail.com> for MSI)
|
||||||
|
* Copyright (C) 2008 Rudolf Marek <r.marek@assembler.cz>
|
||||||
|
*
|
||||||
|
* This program is free software; you can redistribute it and/or modify
|
||||||
|
* it under the terms of the GNU General Public License as published by
|
||||||
|
* the Free Software Foundation; either version 2 of the License, or
|
||||||
|
* (at your option) any later version.
|
||||||
|
*
|
||||||
|
* This program is distributed in the hope that it will be useful,
|
||||||
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||||
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||||
|
* GNU General Public License for more details.
|
||||||
|
*
|
||||||
|
* You should have received a copy of the GNU General Public License
|
||||||
|
* along with this program; if not, write to the Free Software
|
||||||
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
||||||
|
*/
|
||||||
|
|
||||||
|
unsigned int get_sbdn(unsigned bus);
|
||||||
|
|
||||||
|
/* Used by init_cpus and fidvid */
|
||||||
|
#define SET_FIDVID 1
|
||||||
|
|
||||||
|
/* If we want to wait for core1 done before DQS training, set it to 0. */
|
||||||
|
#define SET_FIDVID_CORE0_ONLY 1
|
||||||
|
|
||||||
|
#if CONFIG_K8_REV_F_SUPPORT == 1
|
||||||
|
#define K8_REV_F_SUPPORT_F0_F1_WORKAROUND 0
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#include <stdint.h>
|
||||||
|
#include <string.h>
|
||||||
|
#include <device/pci_def.h>
|
||||||
|
#include <arch/io.h>
|
||||||
|
#include <device/pnp_def.h>
|
||||||
|
#include <arch/romcc_io.h>
|
||||||
|
#include <cpu/amd/mtrr.h>
|
||||||
|
#include <cpu/x86/lapic.h>
|
||||||
|
#include <pc80/mc146818rtc.h>
|
||||||
|
#include <console/console.h>
|
||||||
|
#include <cpu/amd/model_fxx_rev.h>
|
||||||
|
#include "northbridge/amd/amdk8/raminit.h"
|
||||||
|
#include "cpu/amd/model_fxx/apic_timer.c"
|
||||||
|
#include "lib/delay.c"
|
||||||
|
#include "northbridge/amd/amdk8/reset_test.c"
|
||||||
|
#include "northbridge/amd/amdk8/debug.c"
|
||||||
|
#include "superio/ite/it8712f/it8712f_early_serial.c"
|
||||||
|
#include "southbridge/via/vt8237r/vt8237r_early_smbus.c"
|
||||||
|
#include "cpu/x86/mtrr/earlymtrr.c"
|
||||||
|
#include "cpu/x86/bist.h"
|
||||||
|
#include "northbridge/amd/amdk8/setup_resource_map.c"
|
||||||
|
|
||||||
|
#define SERIAL_DEV PNP_DEV(0x2e, IT8712F_SP1)
|
||||||
|
#define WATCHDOG_DEV PNP_DEV(0x2e, IT8712F_GPIO)
|
||||||
|
|
||||||
|
#define IT8712F_GPIO_BASE 0x0a20
|
||||||
|
|
||||||
|
static void memreset(int controllers, const struct mem_controller *ctrl)
|
||||||
|
{
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline int spd_read_byte(unsigned device, unsigned address)
|
||||||
|
{
|
||||||
|
return smbus_read_byte(device, address);
|
||||||
|
}
|
||||||
|
|
||||||
|
static void activate_spd_rom(const struct mem_controller *ctrl)
|
||||||
|
{
|
||||||
|
}
|
||||||
|
|
||||||
|
// defines S3_NVRAM_EARLY:
|
||||||
|
#include "southbridge/via/k8t890/k8t890_early_car.c"
|
||||||
|
|
||||||
|
#include "northbridge/amd/amdk8/amdk8.h"
|
||||||
|
#include "northbridge/amd/amdk8/incoherent_ht.c"
|
||||||
|
#include "northbridge/amd/amdk8/coherent_ht.c"
|
||||||
|
#include "northbridge/amd/amdk8/raminit_f.c"
|
||||||
|
#include "lib/generic_sdram.c"
|
||||||
|
|
||||||
|
#include "cpu/amd/dualcore/dualcore.c"
|
||||||
|
|
||||||
|
#include "cpu/amd/car/post_cache_as_ram.c"
|
||||||
|
#include "cpu/amd/model_fxx/init_cpus.c"
|
||||||
|
#include "cpu/amd/model_fxx/fidvid.c"
|
||||||
|
#include "northbridge/amd/amdk8/resourcemap.c"
|
||||||
|
|
||||||
|
void soft_reset(void)
|
||||||
|
{
|
||||||
|
uint8_t tmp;
|
||||||
|
|
||||||
|
set_bios_reset();
|
||||||
|
print_debug("soft reset\n");
|
||||||
|
|
||||||
|
/* PCI reset */
|
||||||
|
tmp = pci_read_config8(PCI_DEV(0, 0x11, 0), 0x4f);
|
||||||
|
tmp |= 0x01;
|
||||||
|
/* FIXME from S3 set bit1 to disable USB reset VT8237A/S */
|
||||||
|
pci_write_config8(PCI_DEV(0, 0x11, 0), 0x4f, tmp);
|
||||||
|
|
||||||
|
while (1) {
|
||||||
|
/* daisy daisy ... */
|
||||||
|
hlt();
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
unsigned int get_sbdn(unsigned bus)
|
||||||
|
{
|
||||||
|
device_t dev;
|
||||||
|
|
||||||
|
dev = pci_locate_device_on_bus(PCI_ID(PCI_VENDOR_ID_VIA,
|
||||||
|
PCI_DEVICE_ID_VIA_VT8237R_LPC), bus);
|
||||||
|
return (dev >> 15) & 0x1f;
|
||||||
|
}
|
||||||
|
|
||||||
|
struct gpio_init_val {
|
||||||
|
u8 addr;
|
||||||
|
u8 val;
|
||||||
|
};
|
||||||
|
|
||||||
|
static const struct gpio_init_val gpio_init_data[] = {
|
||||||
|
/* multi-function pin selection */
|
||||||
|
{ 0x25, 0x00 },
|
||||||
|
{ 0x28, 0x00 }, /* gp46 is infrared receive input */
|
||||||
|
{ 0x29, 0x40 }, /* reserved value?!? */
|
||||||
|
{ 0x2a, 0x00 },
|
||||||
|
{ 0x2c, 0x1d }, /* pin91 is VIN7 instead of PCIRSTIN# */
|
||||||
|
/* gpio i/o port base */
|
||||||
|
{ 0x62, IT8712F_GPIO_BASE >> 8 },
|
||||||
|
{ 0x63, IT8712F_GPIO_BASE & 0xff },
|
||||||
|
/* 0xb8 - 0xbc: gpio pull-up enable */
|
||||||
|
{ 0xb8, 0x00 },
|
||||||
|
/* 0xc0 - 0xc4: gpio alternate function select */
|
||||||
|
{ 0xc0, 0x00 },
|
||||||
|
{ 0xc3, 0x00 },
|
||||||
|
{ 0xc4, 0xc0 },
|
||||||
|
/* 0xc8 - 0xcc: gpio output enable */
|
||||||
|
{ 0xc8, 0x00 },
|
||||||
|
{ 0xcb, 0x00 },
|
||||||
|
{ 0xcc, 0xc0 },
|
||||||
|
/* end of list */
|
||||||
|
{ 0, 0 },
|
||||||
|
};
|
||||||
|
|
||||||
|
static void m2v_it8712f_gpio_init(void)
|
||||||
|
{
|
||||||
|
const struct gpio_init_val *giv;
|
||||||
|
|
||||||
|
printk(BIOS_SPEW, "it8712f gpio init...\n");
|
||||||
|
|
||||||
|
/*
|
||||||
|
* it8712f gpio config
|
||||||
|
*
|
||||||
|
* Most importantly this switches pin 91 from
|
||||||
|
* PCIRSTIN# to VIN7.
|
||||||
|
* Note that only PCIRST3# and PCIRST5# are affected
|
||||||
|
* by PCIRSTIN#, the PCIRST1#, PCIRST2#, PCIRST4# are always
|
||||||
|
* direct buffers of #LRESET (low pin count bus reset).
|
||||||
|
* If this is not done All PCIRST are in reset state and the
|
||||||
|
* pcie slots don't initialize.
|
||||||
|
*
|
||||||
|
* pci reset handling:
|
||||||
|
* pin 91: VIN7 (alternate PCIRSTIN#)
|
||||||
|
* pin 48: PCIRST5# / gpio port 5 bit 0
|
||||||
|
* pin 84: PCIRST4# / gpio port 1 bit 0
|
||||||
|
* pin 31: PCIRST1# / gpio port 1 bit 4
|
||||||
|
* pin 33: PCIRST2# / gpio port 1 bit 2
|
||||||
|
* pin 34: PCIRST3# / gpio port 1 bit 1
|
||||||
|
*
|
||||||
|
* PCIRST[0-5]# are connected as follows:
|
||||||
|
* pcirst1# -> pci bus
|
||||||
|
* pcirst2# -> ide bus
|
||||||
|
* pcirst3# -> pcie devices
|
||||||
|
* pcirst4# -> pcie graphics
|
||||||
|
* pcirst5# -> maybe n/c (untested)
|
||||||
|
*
|
||||||
|
* For software control of PCIRST[1-5]#:
|
||||||
|
* 0x2a=0x17 (deselect pcirst# hardwiring, enable 0x25 control)
|
||||||
|
* 0x25=0x17 (select gpio function)
|
||||||
|
* 0xc0=0x17, 0xc8=0x17 gpio port 1 select & output enable
|
||||||
|
* 0xc4=0xc1, 0xcc=0xc1 gpio port 5 select & output enable
|
||||||
|
*/
|
||||||
|
it8712f_enter_conf();
|
||||||
|
giv = gpio_init_data;
|
||||||
|
while (giv->addr) {
|
||||||
|
printk(BIOS_SPEW, "it8712f gpio: %02x=%02x\n",
|
||||||
|
giv->addr, giv->val);
|
||||||
|
it8712f_sio_write(IT8712F_GPIO, giv->addr, giv->val);
|
||||||
|
giv++;
|
||||||
|
}
|
||||||
|
it8712f_exit_conf();
|
||||||
|
}
|
||||||
|
|
||||||
|
static void m2v_bus_init(void)
|
||||||
|
{
|
||||||
|
device_t dev;
|
||||||
|
|
||||||
|
printk(BIOS_SPEW, "m2v_bus_init\n");
|
||||||
|
|
||||||
|
dev = pci_locate_device(PCI_ID(PCI_VENDOR_ID_VIA,
|
||||||
|
PCI_DEVICE_ID_VIA_K8T890CF_0), 0);
|
||||||
|
pci_write_config8(dev, K8T890_MULTIPLE_FN_EN, 0x01);
|
||||||
|
|
||||||
|
dev = pci_locate_device(PCI_ID(PCI_VENDOR_ID_VIA,
|
||||||
|
PCI_DEVICE_ID_VIA_K8T890CF_5), 0);
|
||||||
|
/*
|
||||||
|
* bit | meaning
|
||||||
|
* 6 | 0: hide scratch register function 0:0.6 (we don't use it)
|
||||||
|
* 5 | 1: enable pcie bridge 0:2.0
|
||||||
|
* 4 | 0: hide pcie bridge 0:3.3 (not connected)
|
||||||
|
* 3 | 1: enable pcie bridge 0:3.2
|
||||||
|
* 2 | 1: enable pcie bridge 0:3.1
|
||||||
|
* 1 | 1: enable pcie bridge 0:3.0
|
||||||
|
*/
|
||||||
|
pci_write_config8(dev, 0xf0, 0x2e);
|
||||||
|
}
|
||||||
|
|
||||||
|
void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
|
||||||
|
{
|
||||||
|
static const uint16_t spd_addr[] = {
|
||||||
|
// Node 0
|
||||||
|
(0xa << 3) | 0, (0xa << 3) | 2, 0, 0,
|
||||||
|
(0xa << 3) | 1, (0xa << 3) | 3, 0, 0,
|
||||||
|
// Node 1
|
||||||
|
(0xa << 3) | 4, (0xa << 3) | 6, 0, 0,
|
||||||
|
(0xa << 3) | 5, (0xa << 3) | 7, 0, 0,
|
||||||
|
};
|
||||||
|
unsigned bsp_apicid = 0;
|
||||||
|
int needs_reset = 0;
|
||||||
|
struct sys_info *sysinfo =
|
||||||
|
(struct sys_info *)(CONFIG_DCACHE_RAM_BASE + CONFIG_DCACHE_RAM_SIZE - CONFIG_DCACHE_RAM_GLOBAL_VAR_SIZE);
|
||||||
|
|
||||||
|
it8712f_24mhz_clkin();
|
||||||
|
it8712f_enable_serial(SERIAL_DEV, CONFIG_TTYS0_BASE);
|
||||||
|
it8712f_kill_watchdog();
|
||||||
|
uart_init();
|
||||||
|
console_init();
|
||||||
|
enable_rom_decode();
|
||||||
|
m2v_bus_init();
|
||||||
|
m2v_it8712f_gpio_init();
|
||||||
|
|
||||||
|
printk(BIOS_INFO, "now booting... \n");
|
||||||
|
|
||||||
|
if (bist == 0)
|
||||||
|
bsp_apicid = init_cpus(cpu_init_detectedx, sysinfo);
|
||||||
|
|
||||||
|
/* Halt if there was a built in self test failure. */
|
||||||
|
report_bist_failure(bist);
|
||||||
|
setup_default_resource_map();
|
||||||
|
setup_coherent_ht_domain();
|
||||||
|
wait_all_core0_started();
|
||||||
|
|
||||||
|
printk(BIOS_INFO, "now booting... All core 0 started\n");
|
||||||
|
|
||||||
|
#if CONFIG_LOGICAL_CPUS==1
|
||||||
|
/* It is said that we should start core1 after all core0 launched. */
|
||||||
|
start_other_cores();
|
||||||
|
wait_all_other_cores_started(bsp_apicid);
|
||||||
|
#endif
|
||||||
|
init_timer();
|
||||||
|
ht_setup_chains_x(sysinfo); /* Init sblnk and sbbusn, nodes, sbdn. */
|
||||||
|
|
||||||
|
needs_reset = optimize_link_coherent_ht();
|
||||||
|
print_debug_hex8(needs_reset);
|
||||||
|
needs_reset |= optimize_link_incoherent_ht(sysinfo);
|
||||||
|
print_debug_hex8(needs_reset);
|
||||||
|
needs_reset |= k8t890_early_setup_ht();
|
||||||
|
print_debug_hex8(needs_reset);
|
||||||
|
|
||||||
|
if (needs_reset) {
|
||||||
|
printk(BIOS_DEBUG, "ht reset -\n");
|
||||||
|
soft_reset();
|
||||||
|
printk(BIOS_DEBUG, "FAILED!\n");
|
||||||
|
}
|
||||||
|
|
||||||
|
/* the HT settings needs to be OK, because link freq chnage may cause HT disconnect */
|
||||||
|
/* allow LDT STOP asserts */
|
||||||
|
vt8237_sb_enable_fid_vid();
|
||||||
|
|
||||||
|
enable_fid_change();
|
||||||
|
print_debug("after enable_fid_change\n");
|
||||||
|
|
||||||
|
init_fidvid_bsp(bsp_apicid);
|
||||||
|
|
||||||
|
/* Stop the APs so we can start them later in init. */
|
||||||
|
allow_all_aps_stop(bsp_apicid);
|
||||||
|
|
||||||
|
/* It's the time to set ctrl now. */
|
||||||
|
fill_mem_ctrl(sysinfo->nodes, sysinfo->ctrl, spd_addr);
|
||||||
|
enable_smbus();
|
||||||
|
sdram_initialize(sysinfo->nodes, sysinfo->ctrl, sysinfo);
|
||||||
|
post_cache_as_ram();
|
||||||
|
}
|
||||||
|
|
||||||
Loading…
Reference in New Issue