GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

psp_verstage: add new svc for cezanne 

Add svc_set_platform_bootmode svc to cezanne. PSP will use this
information to select proper widevine keybox.

BUG=b:211058864
TEST=build guybrush

Signed-off-by: Kangheui Won <khwon@chromium.org>
Change-Id: I6bcc9e49a2b73d486cfecd7b240bf989cad94630
Reviewed-on: https://review.coreboot.org/c/coreboot/+/61368
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Raul Rangel <rrangel@chromium.org>
Reviewed-by: Karthik Ramasubramanian <kramasub@google.com>
This commit is contained in:
Kangheui Won 2022-01-25 17:56:43 +11:00 committed by Raul Rangel
parent 894f6f8229
commit 506ca3ef4e
2 changed files with 29 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
src/soc/amd/cezanne/psp_verstage/svc.c
View File

@ -133,3 +133,10 @@ uint32_t svc_ccp_dma(uint32_t spi_rom_offset, void *dest, uint32_t size)
SVC_CALL3(SVC_CCP_DMA, spi_rom_offset, dest, size, retval); SVC_CALL3(SVC_CCP_DMA, spi_rom_offset, dest, size, retval);
return retval; return retval;
} }
uint32_t svc_set_platform_boot_mode(enum chrome_platform_boot_mode boot_mode)
{
uint32_t retval = 0;
SVC_CALL1(SVC_SET_PLATFORM_BOOT_MODE, (uint32_t)boot_mode, retval);
return retval;
}

22
src/vendorcode/amd/fsp/cezanne/include/bl_uapp/bl_syscall_public.h
View File

@ -50,6 +50,7 @@
#define SVC_READ_TIMER_VAL 0x68 #define SVC_READ_TIMER_VAL 0x68
#define SVC_SHA 0x69 #define SVC_SHA 0x69
#define SVC_CCP_DMA 0x6A #define SVC_CCP_DMA 0x6A
#define SVC_SET_PLATFORM_BOOT_MODE 0x6C
struct mod_exp_params { struct mod_exp_params {
char *pExponent; // Exponent address char *pExponent; // Exponent address
@ -135,6 +136,19 @@ struct sha_generic_data {
uint32_t Eom; uint32_t Eom;
}; };
/*
* This is state that PSP manages internally.
* We only report BOOT_MODE_DEVELOPER or BOOT_MODE_PRODUCTION in verstage.
*/
enum chrome_platform_boot_mode
{
NON_CHROME_BOOK_BOOT_MODE = 0x0,
CHROME_BOOK_BOOT_MODE_UNSIGNED_VERSTAGE = 0x1,
CHROME_BOOK_BOOT_MODE_PRODUCTION = 0x2,
CHROME_BOOK_BOOT_MODE_DEVELOPER = 0x3,
CHROME_BOOK_BOOT_MODE_TYPE_MAX_LIMIT = 0x4, // used for boundary check
};
/* /*
* Exit to the main Boot Loader. This does not return back to user application. * Exit to the main Boot Loader. This does not return back to user application.
* *
@ -313,6 +327,14 @@ uint32_t svc_modexp(struct mod_exp_params *mod_exp_param);
*/ */
uint32_t svc_ccp_dma(uint32_t spi_rom_offset, void *dest, uint32_t size); uint32_t svc_ccp_dma(uint32_t spi_rom_offset, void *dest, uint32_t size);
/*
* Get the Platform boot mode from verstage. Production or developer
*
* Parameters:
* - boot mode
-----------------------------------------------------------------------------*/
uint32_t svc_set_platform_boot_mode(enum chrome_platform_boot_mode boot_mode);
/* C entry point for the Bootloader Userspace Application */ /* C entry point for the Bootloader Userspace Application */
void Main(void); void Main(void);