mb/asrock/h110m: disable unused sata ports
Sets all unused sata ports to disable in the device tree Note: SATA4 and SATA5 are located at the bottom of the board, but there is no connector for this. Apparently, a board with an increased number of ports is very rare. Perhaps this is a separate variant of the Asrock motherboard. For this reason, these ports are also disabled Change-Id: I5b3ad372f1d6607cc7b4a78e3c59d2a5ae1d2cf5 Signed-off-by: Maxim Polyakov <max.senia.poliak@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/35071 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
This commit is contained in:
parent
a433da754a
commit
50f4c5ae33
|
@ -182,11 +182,13 @@ chip soc/intel/skylake
|
||||||
[1] = 1, \
|
[1] = 1, \
|
||||||
[2] = 1, \
|
[2] = 1, \
|
||||||
[3] = 1, \
|
[3] = 1, \
|
||||||
[4] = 1, \
|
[4] = 0, \
|
||||||
[5] = 1, \
|
[5] = 0, \
|
||||||
[6] = 1, \
|
[6] = 0, \
|
||||||
[7] = 1, \
|
[7] = 0, \
|
||||||
}"
|
}"
|
||||||
|
# SATA4 and SATA5 are located in the lower right corner
|
||||||
|
# of the board, but there is no connector for this
|
||||||
|
|
||||||
# PCH UART, SPI, I2C
|
# PCH UART, SPI, I2C
|
||||||
register "SerialIoDevMode" = "{ \
|
register "SerialIoDevMode" = "{ \
|
||||||
|
|
Loading…
Reference in New Issue