e325 support
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@1440 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
This commit is contained in:
Ronald G. Minnich
parent
62705ff974
commit
5136e15001
|
|
@ -0,0 +1,323 @@
|
||||||
|
uses HAVE_MP_TABLE
|
||||||
|
uses HAVE_PIRQ_TABLE
|
||||||
|
uses USE_FALLBACK_IMAGE
|
||||||
|
uses HAVE_FALLBACK_BOOT
|
||||||
|
uses HAVE_HARD_RESET
|
||||||
|
uses IRQ_SLOT_COUNT
|
||||||
|
uses HAVE_OPTION_TABLE
|
||||||
|
uses CONFIG_MAX_CPUS
|
||||||
|
uses CONFIG_IOAPIC
|
||||||
|
uses CONFIG_SMP
|
||||||
|
uses FALLBACK_SIZE
|
||||||
|
uses ROM_SIZE
|
||||||
|
uses ROM_SECTION_SIZE
|
||||||
|
uses ROM_IMAGE_SIZE
|
||||||
|
uses ROM_SECTION_SIZE
|
||||||
|
uses ROM_SECTION_OFFSET
|
||||||
|
uses CONFIG_ROM_STREAM
|
||||||
|
uses CONFIG_ROM_STREAM_START
|
||||||
|
uses PAYLOAD_SIZE
|
||||||
|
uses _ROMBASE
|
||||||
|
uses XIP_ROM_SIZE
|
||||||
|
uses XIP_ROM_BASE
|
||||||
|
uses STACK_SIZE
|
||||||
|
uses HEAP_SIZE
|
||||||
|
uses USE_OPTION_TABLE
|
||||||
|
uses LB_CKS_RANGE_START
|
||||||
|
uses LB_CKS_RANGE_END
|
||||||
|
uses LB_CKS_LOC
|
||||||
|
uses MAINBOARD_PART_NUMBER
|
||||||
|
uses MAINBOARD_VENDOR
|
||||||
|
|
||||||
|
|
||||||
|
## ROM_SIZE is the size of boot ROM that this board will use.
|
||||||
|
default ROM_SIZE=524288
|
||||||
|
|
||||||
|
###
|
||||||
|
### Build options
|
||||||
|
###
|
||||||
|
|
||||||
|
##
|
||||||
|
## Build code for the fallback boot
|
||||||
|
##
|
||||||
|
default HAVE_FALLBACK_BOOT=1
|
||||||
|
|
||||||
|
##
|
||||||
|
## Build code to reset the motherboard from linuxBIOS
|
||||||
|
##
|
||||||
|
default HAVE_HARD_RESET=1
|
||||||
|
|
||||||
|
##
|
||||||
|
## Build code to export a programmable irq routing table
|
||||||
|
##
|
||||||
|
default HAVE_PIRQ_TABLE=1
|
||||||
|
default IRQ_SLOT_COUNT=9
|
||||||
|
|
||||||
|
##
|
||||||
|
## Build code to export an x86 MP table
|
||||||
|
## Useful for specifying IRQ routing values
|
||||||
|
##
|
||||||
|
default HAVE_MP_TABLE=1
|
||||||
|
|
||||||
|
##
|
||||||
|
## Build code to export a CMOS option table
|
||||||
|
##
|
||||||
|
default HAVE_OPTION_TABLE=1
|
||||||
|
|
||||||
|
##
|
||||||
|
## Move the default LinuxBIOS cmos range off of AMD RTC registers
|
||||||
|
##
|
||||||
|
default LB_CKS_RANGE_START=49
|
||||||
|
default LB_CKS_RANGE_END=122
|
||||||
|
default LB_CKS_LOC=123
|
||||||
|
|
||||||
|
##
|
||||||
|
## Build code for SMP support
|
||||||
|
## Only worry about 2 micro processors
|
||||||
|
##
|
||||||
|
default CONFIG_SMP=1
|
||||||
|
default CONFIG_MAX_CPUS=2
|
||||||
|
|
||||||
|
##
|
||||||
|
## Build code to setup a generic IOAPIC
|
||||||
|
##
|
||||||
|
default CONFIG_IOAPIC=1
|
||||||
|
|
||||||
|
##
|
||||||
|
## Clean up the motherboard id strings
|
||||||
|
##
|
||||||
|
default MAINBOARD_PART_NUMBER="HDAMA"
|
||||||
|
default MAINBOARD_VENDOR="ARIMA"
|
||||||
|
|
||||||
|
###
|
||||||
|
### LinuxBIOS layout values
|
||||||
|
###
|
||||||
|
|
||||||
|
## ROM_IMAGE_SIZE is the amount of space to allow linuxBIOS to occupy.
|
||||||
|
default ROM_IMAGE_SIZE = 65536
|
||||||
|
|
||||||
|
##
|
||||||
|
## Use a small 8K stack
|
||||||
|
##
|
||||||
|
default STACK_SIZE=0x2000
|
||||||
|
|
||||||
|
##
|
||||||
|
## Use a small 16K heap
|
||||||
|
##
|
||||||
|
default HEAP_SIZE=0x4000
|
||||||
|
|
||||||
|
##
|
||||||
|
## Only use the option table in a normal image
|
||||||
|
##
|
||||||
|
default USE_OPTION_TABLE = !USE_FALLBACK_IMAGE
|
||||||
|
|
||||||
|
##
|
||||||
|
## Compute the location and size of where this firmware image
|
||||||
|
## (linuxBIOS plus bootloader) will live in the boot rom chip.
|
||||||
|
##
|
||||||
|
if USE_FALLBACK_IMAGE
|
||||||
|
default ROM_SECTION_SIZE = FALLBACK_SIZE
|
||||||
|
default ROM_SECTION_OFFSET = ( ROM_SIZE - FALLBACK_SIZE )
|
||||||
|
else
|
||||||
|
default ROM_SECTION_SIZE = ( ROM_SIZE - FALLBACK_SIZE )
|
||||||
|
default ROM_SECTION_OFFSET = 0
|
||||||
|
end
|
||||||
|
|
||||||
|
##
|
||||||
|
## Compute the start location and size size of
|
||||||
|
## The linuxBIOS bootloader.
|
||||||
|
##
|
||||||
|
default PAYLOAD_SIZE = ( ROM_SECTION_SIZE - ROM_IMAGE_SIZE )
|
||||||
|
default CONFIG_ROM_STREAM_START = (0xffffffff - ROM_SIZE + ROM_SECTION_OFFSET + 1)
|
||||||
|
default CONFIG_ROM_STREAM = 1
|
||||||
|
|
||||||
|
##
|
||||||
|
## Compute where this copy of linuxBIOS will start in the boot rom
|
||||||
|
##
|
||||||
|
default _ROMBASE = ( CONFIG_ROM_STREAM_START + PAYLOAD_SIZE )
|
||||||
|
|
||||||
|
##
|
||||||
|
## Compute a range of ROM that can cached to speed up linuxBIOS,
|
||||||
|
## execution speed.
|
||||||
|
##
|
||||||
|
## XIP_ROM_SIZE must be a power of 2.
|
||||||
|
## XIP_ROM_BASE must be a multiple of XIP_ROM_SIZE
|
||||||
|
##
|
||||||
|
default XIP_ROM_SIZE=65536
|
||||||
|
default XIP_ROM_BASE = ( _ROMBASE + ROM_IMAGE_SIZE - XIP_ROM_SIZE )
|
||||||
|
|
||||||
|
##
|
||||||
|
## Set all of the defaults for an x86 architecture
|
||||||
|
##
|
||||||
|
|
||||||
|
arch i386 end
|
||||||
|
#cpu k8 end
|
||||||
|
|
||||||
|
##
|
||||||
|
## Build the objects we have code for in this directory.
|
||||||
|
##
|
||||||
|
|
||||||
|
driver mainboard.o
|
||||||
|
if HAVE_MP_TABLE object mptable.o end
|
||||||
|
if HAVE_PIRQ_TABLE object irq_tables.o end
|
||||||
|
object reset.o
|
||||||
|
|
||||||
|
##
|
||||||
|
## Romcc output
|
||||||
|
##
|
||||||
|
makerule ./failover.E
|
||||||
|
depends "$(MAINBOARD)/failover.c"
|
||||||
|
action "$(CPP) -I$(TOP)/src $(ROMCCPPFLAGS) $(CPPFLAGS) $(MAINBOARD)/failover.c > ./failover.E"
|
||||||
|
end
|
||||||
|
|
||||||
|
makerule ./failover.inc
|
||||||
|
depends "./failover.E ./romcc"
|
||||||
|
action "./romcc -O -o failover.inc --label-prefix=failover ./failover.E"
|
||||||
|
end
|
||||||
|
|
||||||
|
makerule ./auto.E
|
||||||
|
depends "$(MAINBOARD)/auto.c option_table.h "
|
||||||
|
action "$(CPP) -I$(TOP)/src -I. $(ROMCCPPFLAGS) $(CPPFLAGS) $(MAINBOARD)/auto.c > ./auto.E"
|
||||||
|
end
|
||||||
|
makerule ./auto.inc
|
||||||
|
depends "./auto.E ./romcc"
|
||||||
|
action "./romcc -mcpu=k8 -O2 ./auto.E > auto.inc"
|
||||||
|
end
|
||||||
|
|
||||||
|
##
|
||||||
|
## Build our 16 bit and 32 bit linuxBIOS entry code
|
||||||
|
##
|
||||||
|
mainboardinit cpu/i386/entry16.inc
|
||||||
|
mainboardinit cpu/i386/entry32.inc
|
||||||
|
mainboardinit cpu/i386/bist32.inc
|
||||||
|
ldscript /cpu/i386/entry16.lds
|
||||||
|
ldscript /cpu/i386/entry32.lds
|
||||||
|
|
||||||
|
##
|
||||||
|
## Build our reset vector (This is where linuxBIOS is entered)
|
||||||
|
##
|
||||||
|
if USE_FALLBACK_IMAGE
|
||||||
|
mainboardinit cpu/i386/reset16.inc
|
||||||
|
ldscript /cpu/i386/reset16.lds
|
||||||
|
else
|
||||||
|
mainboardinit cpu/i386/reset32.inc
|
||||||
|
ldscript /cpu/i386/reset32.lds
|
||||||
|
end
|
||||||
|
|
||||||
|
### Should this be in the northbridge code?
|
||||||
|
mainboardinit arch/i386/lib/cpu_reset.inc
|
||||||
|
|
||||||
|
##
|
||||||
|
## Include an id string (For safe flashing)
|
||||||
|
##
|
||||||
|
mainboardinit arch/i386/lib/id.inc
|
||||||
|
ldscript /arch/i386/lib/id.lds
|
||||||
|
|
||||||
|
##
|
||||||
|
## Setup our mtrrs
|
||||||
|
##
|
||||||
|
mainboardinit cpu/k8/earlymtrr.inc
|
||||||
|
|
||||||
|
###
|
||||||
|
### This is the early phase of linuxBIOS startup
|
||||||
|
### Things are delicate and we test to see if we should
|
||||||
|
### failover to another image.
|
||||||
|
###
|
||||||
|
if USE_FALLBACK_IMAGE
|
||||||
|
ldscript /arch/i386/lib/failover.lds
|
||||||
|
mainboardinit ./failover.inc
|
||||||
|
end
|
||||||
|
|
||||||
|
###
|
||||||
|
### O.k. We aren't just an intermediary anymore!
|
||||||
|
###
|
||||||
|
|
||||||
|
##
|
||||||
|
## Setup RAM
|
||||||
|
##
|
||||||
|
mainboardinit cpu/k8/enable_mmx_sse.inc
|
||||||
|
mainboardinit ./auto.inc
|
||||||
|
mainboardinit cpu/k8/disable_mmx_sse.inc
|
||||||
|
|
||||||
|
##
|
||||||
|
## Include the secondary Configuration files
|
||||||
|
##
|
||||||
|
dir /pc80
|
||||||
|
config chip.h
|
||||||
|
|
||||||
|
northbridge amd/amdk8 "mc0"
|
||||||
|
pci 0:18.0
|
||||||
|
pci 0:18.0
|
||||||
|
pci 0:18.0
|
||||||
|
pci 0:18.1
|
||||||
|
pci 0:18.2
|
||||||
|
pci 0:18.3
|
||||||
|
southbridge amd/amd8131 "amd8131" link 0
|
||||||
|
pci 0:0.0
|
||||||
|
pci 0:0.1
|
||||||
|
pci 0:1.0
|
||||||
|
pci 0:1.1
|
||||||
|
end
|
||||||
|
southbridge amd/amd8111 "amd8111" link 0
|
||||||
|
pci 0:0.0
|
||||||
|
pci 0:1.0 on
|
||||||
|
pci 0:1.1 on
|
||||||
|
pci 0:1.2 on
|
||||||
|
pci 0:1.3 on
|
||||||
|
pci 0:1.5 off
|
||||||
|
pci 0:1.6 off
|
||||||
|
pci 1:0.0 on
|
||||||
|
pci 1:0.1 on
|
||||||
|
pci 1:0.2 on
|
||||||
|
pci 1:1.0 off
|
||||||
|
superio NSC/pc87366 link 1
|
||||||
|
pnp 2e.0 off # Floppy
|
||||||
|
io 0x60 = 0x3f0
|
||||||
|
irq 0x70 = 6
|
||||||
|
drq 0x74 = 2
|
||||||
|
pnp 2e.1 off # Parallel Port
|
||||||
|
io 0x60 = 0x378
|
||||||
|
irq 0x70 = 7
|
||||||
|
pnp 2e.2 off # Com 2
|
||||||
|
io 0x60 = 0x2f8
|
||||||
|
irq 0x70 = 3
|
||||||
|
pnp 2e.3 on # Com 1
|
||||||
|
io 0x60 = 0x3f8
|
||||||
|
irq 0x70 = 4
|
||||||
|
pnp 2e.4 off # SWC
|
||||||
|
pnp 2e.5 off # Mouse
|
||||||
|
pnp 2e.6 on # Keyboard
|
||||||
|
io 0x60 = 0x60
|
||||||
|
io 0x62 = 0x64
|
||||||
|
irq 0x70 = 1
|
||||||
|
pnp 2e.7 off # GPIO
|
||||||
|
pnp 2e.8 off # ACB
|
||||||
|
pnp 2e.9 off # FSCM
|
||||||
|
pnp 2e.a off # WDT
|
||||||
|
end
|
||||||
|
end
|
||||||
|
end
|
||||||
|
|
||||||
|
northbridge amd/amdk8 "mc1"
|
||||||
|
pci 0:19.0
|
||||||
|
pci 0:19.0
|
||||||
|
pci 0:19.0
|
||||||
|
pci 0:19.1
|
||||||
|
pci 0:19.2
|
||||||
|
pci 0:19.3
|
||||||
|
end
|
||||||
|
|
||||||
|
cpu k8 "cpu0"
|
||||||
|
register "up" = "{ .chip = &amd8131, .ht_width=16, .ht_speed=600 }"
|
||||||
|
end
|
||||||
|
|
||||||
|
cpu k8 "cpu1"
|
||||||
|
end
|
||||||
|
|
||||||
|
##
|
||||||
|
## Include the old serial code for those few places that still need it.
|
||||||
|
##
|
||||||
|
mainboardinit pc80/serial.inc
|
||||||
|
mainboardinit arch/i386/lib/console.inc
|
||||||
|
mainboardinit cpu/i386/bist32_fail.inc
|
||||||
|
|
||||||
|
|
@ -0,0 +1,203 @@
|
||||||
|
#define ASSEMBLY 1
|
||||||
|
#define DEFAULT_CONSOLE_LOGLEVEL 8
|
||||||
|
#define MAXIMUM_CONSOLE_LOGLEVEL 8
|
||||||
|
#include <stdint.h>
|
||||||
|
#include <device/pci_def.h>
|
||||||
|
#include <arch/io.h>
|
||||||
|
#include <device/pnp_def.h>
|
||||||
|
#include <arch/romcc_io.h>
|
||||||
|
#include <arch/smp/lapic.h>
|
||||||
|
#include "option_table.h"
|
||||||
|
#include "pc80/mc146818rtc_early.c"
|
||||||
|
#include "pc80/serial.c"
|
||||||
|
#include "arch/i386/lib/console.c"
|
||||||
|
#include "ram/ramtest.c"
|
||||||
|
#include "northbridge/amd/amdk8/incoherent_ht.c"
|
||||||
|
#include "southbridge/amd/amd8111/amd8111_early_smbus.c"
|
||||||
|
#include "northbridge/amd/amdk8/raminit.h"
|
||||||
|
#include "cpu/k8/apic_timer.c"
|
||||||
|
#include "lib/delay.c"
|
||||||
|
#include "cpu/p6/boot_cpu.c"
|
||||||
|
#include "northbridge/amd/amdk8/reset_test.c"
|
||||||
|
#include "debug.c"
|
||||||
|
#include "northbridge/amd/amdk8/cpu_rev.c"
|
||||||
|
#include "superio/NSC/pc87366/pc87366_early_serial.c"
|
||||||
|
|
||||||
|
#define SERIAL_DEV PNP_DEV(0x2e, PC87366_SP1)
|
||||||
|
|
||||||
|
static void hard_reset(void)
|
||||||
|
{
|
||||||
|
set_bios_reset();
|
||||||
|
|
||||||
|
/* enable cf9 */
|
||||||
|
pci_write_config8(PCI_DEV(0, 0x04, 3), 0x41, 0xf1);
|
||||||
|
/* reset */
|
||||||
|
outb(0x0e, 0x0cf9);
|
||||||
|
}
|
||||||
|
|
||||||
|
static void soft_reset(void)
|
||||||
|
{
|
||||||
|
set_bios_reset();
|
||||||
|
pci_write_config8(PCI_DEV(0, 0x04, 0), 0x47, 1);
|
||||||
|
}
|
||||||
|
|
||||||
|
static void memreset_setup(void)
|
||||||
|
{
|
||||||
|
if (is_cpu_pre_c0()) {
|
||||||
|
/* Set the memreset low */
|
||||||
|
outb((0 << 7)|(0 << 6)|(0<<5)|(0<<4)|(1<<2)|(0<<0), SMBUS_IO_BASE + 0xc0 + 28);
|
||||||
|
/* Ensure the BIOS has control of the memory lines */
|
||||||
|
outb((0 << 7)|(0 << 6)|(0<<5)|(0<<4)|(1<<2)|(0<<0), SMBUS_IO_BASE + 0xc0 + 29);
|
||||||
|
}
|
||||||
|
else {
|
||||||
|
/* Ensure the CPU has controll of the memory lines */
|
||||||
|
outb((0 << 7)|(0 << 6)|(0<<5)|(0<<4)|(1<<2)|(1<<0), SMBUS_IO_BASE + 0xc0 + 29);
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
static void memreset(int controllers, const struct mem_controller *ctrl)
|
||||||
|
{
|
||||||
|
if (is_cpu_pre_c0()) {
|
||||||
|
udelay(800);
|
||||||
|
/* Set memreset_high */
|
||||||
|
outb((0<<7)|(0<<6)|(0<<5)|(0<<4)|(1<<2)|(1<<0), SMBUS_IO_BASE + 0xc0 + 28);
|
||||||
|
udelay(90);
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
static unsigned int generate_row(uint8_t node, uint8_t row, uint8_t maxnodes)
|
||||||
|
{
|
||||||
|
/* Routing Table Node i
|
||||||
|
*
|
||||||
|
* F0: 0x40, 0x44, 0x48, 0x4c, 0x50, 0x54, 0x58, 0x5c
|
||||||
|
* i: 0, 1, 2, 3, 4, 5, 6, 7
|
||||||
|
*
|
||||||
|
* [ 0: 3] Request Route
|
||||||
|
* [0] Route to this node
|
||||||
|
* [1] Route to Link 0
|
||||||
|
* [2] Route to Link 1
|
||||||
|
* [3] Route to Link 2
|
||||||
|
* [11: 8] Response Route
|
||||||
|
* [0] Route to this node
|
||||||
|
* [1] Route to Link 0
|
||||||
|
* [2] Route to Link 1
|
||||||
|
* [3] Route to Link 2
|
||||||
|
* [19:16] Broadcast route
|
||||||
|
* [0] Route to this node
|
||||||
|
* [1] Route to Link 0
|
||||||
|
* [2] Route to Link 1
|
||||||
|
* [3] Route to Link 2
|
||||||
|
*/
|
||||||
|
|
||||||
|
uint32_t ret=0x00010101; /* default row entry */
|
||||||
|
|
||||||
|
static const unsigned int rows_2p[2][2] = {
|
||||||
|
{ 0x00050101, 0x00010404 },
|
||||||
|
{ 0x00010404, 0x00050101 }
|
||||||
|
};
|
||||||
|
|
||||||
|
if(maxnodes > 2) {
|
||||||
|
print_debug("this mainboard is only designed for 2 cpus\r\n");
|
||||||
|
maxnodes=2;
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
if (!(node >= maxnodes || row >= maxnodes)) {
|
||||||
|
ret=rows_2p[node][row];
|
||||||
|
}
|
||||||
|
|
||||||
|
return ret;
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline void activate_spd_rom(const struct mem_controller *ctrl)
|
||||||
|
{
|
||||||
|
/* nothing to do */
|
||||||
|
}
|
||||||
|
|
||||||
|
static inline int spd_read_byte(unsigned device, unsigned address)
|
||||||
|
{
|
||||||
|
return smbus_read_byte(device, address);
|
||||||
|
}
|
||||||
|
|
||||||
|
#include "northbridge/amd/amdk8/raminit.c"
|
||||||
|
#include "northbridge/amd/amdk8/coherent_ht.c"
|
||||||
|
#include "sdram/generic_sdram.c"
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
#define FIRST_CPU 1
|
||||||
|
#define SECOND_CPU 1
|
||||||
|
#define TOTAL_CPUS (FIRST_CPU + SECOND_CPU)
|
||||||
|
static void main(void)
|
||||||
|
{
|
||||||
|
/*
|
||||||
|
* GPIO28 of 8111 will control H0_MEMRESET_L
|
||||||
|
* GPIO29 of 8111 will control H1_MEMRESET_L
|
||||||
|
*/
|
||||||
|
static const struct mem_controller cpu[] = {
|
||||||
|
#if FIRST_CPU
|
||||||
|
{
|
||||||
|
.node_id = 0,
|
||||||
|
.f0 = PCI_DEV(0, 0x18, 0),
|
||||||
|
.f1 = PCI_DEV(0, 0x18, 1),
|
||||||
|
.f2 = PCI_DEV(0, 0x18, 2),
|
||||||
|
.f3 = PCI_DEV(0, 0x18, 3),
|
||||||
|
.channel0 = { (0xa<<3)|0, (0xa<<3)|2, 0, 0 },
|
||||||
|
.channel1 = { (0xa<<3)|1, (0xa<<3)|3, 0, 0 },
|
||||||
|
},
|
||||||
|
#endif
|
||||||
|
#if SECOND_CPU
|
||||||
|
{
|
||||||
|
.node_id = 1,
|
||||||
|
.f0 = PCI_DEV(0, 0x19, 0),
|
||||||
|
.f1 = PCI_DEV(0, 0x19, 1),
|
||||||
|
.f2 = PCI_DEV(0, 0x19, 2),
|
||||||
|
.f3 = PCI_DEV(0, 0x19, 3),
|
||||||
|
.channel0 = { (0xa<<3)|4, (0xa<<3)|6, 0, 0 },
|
||||||
|
.channel1 = { (0xa<<3)|5, (0xa<<3)|7, 0, 0 },
|
||||||
|
},
|
||||||
|
#endif
|
||||||
|
};
|
||||||
|
int needs_reset;
|
||||||
|
enable_lapic();
|
||||||
|
init_timer();
|
||||||
|
if (cpu_init_detected()) {
|
||||||
|
asm("jmp __cpu_reset");
|
||||||
|
}
|
||||||
|
distinguish_cpu_resets();
|
||||||
|
if (!boot_cpu()) {
|
||||||
|
stop_this_cpu();
|
||||||
|
}
|
||||||
|
pc87366_enable_serial(SERIAL_DEV, TTYS0_BASE);
|
||||||
|
uart_init();
|
||||||
|
console_init();
|
||||||
|
setup_default_resource_map();
|
||||||
|
needs_reset = setup_coherent_ht_domain();
|
||||||
|
needs_reset |= ht_setup_chain(PCI_DEV(0, 0x18, 0), 0x80);
|
||||||
|
if (needs_reset) {
|
||||||
|
print_info("ht reset -");
|
||||||
|
soft_reset();
|
||||||
|
}
|
||||||
|
#if 0
|
||||||
|
print_pci_devices();
|
||||||
|
#endif
|
||||||
|
enable_smbus();
|
||||||
|
#if 0
|
||||||
|
dump_spd_registers(&cpu[0]);
|
||||||
|
#endif
|
||||||
|
memreset_setup();
|
||||||
|
sdram_initialize(sizeof(cpu)/sizeof(cpu[0]), cpu);
|
||||||
|
|
||||||
|
#if 0
|
||||||
|
dump_pci_devices();
|
||||||
|
#endif
|
||||||
|
#if 0
|
||||||
|
dump_pci_device(PCI_DEV(0, 0x18, 2));
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#if 0
|
||||||
|
/* Check the first 1M */
|
||||||
|
ram_check(0x00000000, 0x000100000);
|
||||||
|
#endif
|
||||||
|
}
|
||||||
|
|
@ -0,0 +1,5 @@
|
||||||
|
struct chip_control mainboard_ibm_e325_control;
|
||||||
|
|
||||||
|
struct mainboard_ibm_e325_config {
|
||||||
|
int nothing;
|
||||||
|
};
|
||||||
|
|
@ -0,0 +1,96 @@
|
||||||
|
entries
|
||||||
|
|
||||||
|
#start-bit length config config-ID name
|
||||||
|
#0 8 r 0 seconds
|
||||||
|
#8 8 r 0 alarm_seconds
|
||||||
|
#16 8 r 0 minutes
|
||||||
|
#24 8 r 0 alarm_minutes
|
||||||
|
#32 8 r 0 hours
|
||||||
|
#40 8 r 0 alarm_hours
|
||||||
|
#48 8 r 0 day_of_week
|
||||||
|
#56 8 r 0 day_of_month
|
||||||
|
#64 8 r 0 month
|
||||||
|
#72 8 r 0 year
|
||||||
|
#80 4 r 0 rate_select
|
||||||
|
#84 3 r 0 REF_Clock
|
||||||
|
#87 1 r 0 UIP
|
||||||
|
#88 1 r 0 auto_switch_DST
|
||||||
|
#89 1 r 0 24_hour_mode
|
||||||
|
#90 1 r 0 binary_values_enable
|
||||||
|
#91 1 r 0 square-wave_out_enable
|
||||||
|
#92 1 r 0 update_finished_enable
|
||||||
|
#93 1 r 0 alarm_interrupt_enable
|
||||||
|
#94 1 r 0 periodic_interrupt_enable
|
||||||
|
#95 1 r 0 disable_clock_updates
|
||||||
|
#96 288 r 0 temporary_filler
|
||||||
|
0 384 r 0 reserved_memory
|
||||||
|
384 1 e 4 boot_option
|
||||||
|
385 1 e 4 last_boot
|
||||||
|
386 1 e 1 ECC_memory
|
||||||
|
388 4 r 0 reboot_bits
|
||||||
|
392 3 e 5 baud_rate
|
||||||
|
395 1 e 1 hw_scrubber
|
||||||
|
396 1 e 1 interleave_chip_selects
|
||||||
|
397 2 e 8 max_mem_clock
|
||||||
|
400 1 e 1 power_on_after_fail
|
||||||
|
412 4 e 6 debug_level
|
||||||
|
416 4 e 7 boot_first
|
||||||
|
420 4 e 7 boot_second
|
||||||
|
424 4 e 7 boot_third
|
||||||
|
428 4 h 0 boot_index
|
||||||
|
432 8 h 0 boot_countdown
|
||||||
|
440 4 e 9 slow_cpu
|
||||||
|
444 1 e 1 nmi
|
||||||
|
728 256 h 0 user_data
|
||||||
|
984 16 h 0 check_sum
|
||||||
|
# Reserve the extended AMD configuration registers
|
||||||
|
1000 24 r 0 reserved_memory
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
enumerations
|
||||||
|
|
||||||
|
#ID value text
|
||||||
|
1 0 Disable
|
||||||
|
1 1 Enable
|
||||||
|
2 0 Enable
|
||||||
|
2 1 Disable
|
||||||
|
4 0 Fallback
|
||||||
|
4 1 Normal
|
||||||
|
5 0 115200
|
||||||
|
5 1 57600
|
||||||
|
5 2 38400
|
||||||
|
5 3 19200
|
||||||
|
5 4 9600
|
||||||
|
5 5 4800
|
||||||
|
5 6 2400
|
||||||
|
5 7 1200
|
||||||
|
6 6 Notice
|
||||||
|
6 7 Info
|
||||||
|
6 8 Debug
|
||||||
|
6 9 Spew
|
||||||
|
7 0 Network
|
||||||
|
7 1 HDD
|
||||||
|
7 2 Floppy
|
||||||
|
7 8 Fallback_Network
|
||||||
|
7 9 Fallback_HDD
|
||||||
|
7 10 Fallback_Floppy
|
||||||
|
#7 3 ROM
|
||||||
|
8 0 200Mhz
|
||||||
|
8 1 166Mhz
|
||||||
|
8 2 133Mhz
|
||||||
|
8 3 100Mhz
|
||||||
|
9 0 off
|
||||||
|
9 1 87.5%
|
||||||
|
9 2 75.0%
|
||||||
|
9 3 62.5%
|
||||||
|
9 4 50.0%
|
||||||
|
9 5 37.5%
|
||||||
|
9 6 25.0%
|
||||||
|
9 7 12.5%
|
||||||
|
|
||||||
|
checksums
|
||||||
|
|
||||||
|
checksum 392 983 984
|
||||||
|
|
||||||
|
|
||||||
|
|
@ -0,0 +1,80 @@
|
||||||
|
#define ASSEMBLY 1
|
||||||
|
#include <stdint.h>
|
||||||
|
#include <device/pci_def.h>
|
||||||
|
#include <device/pci_ids.h>
|
||||||
|
#include <arch/io.h>
|
||||||
|
#include <arch/romcc_io.h>
|
||||||
|
#include <arch/smp/lapic.h>
|
||||||
|
#include "pc80/mc146818rtc_early.c"
|
||||||
|
#include "southbridge/amd/amd8111/amd8111_enable_rom.c"
|
||||||
|
#include "northbridge/amd/amdk8/early_ht.c"
|
||||||
|
#include "cpu/p6/boot_cpu.c"
|
||||||
|
#include "northbridge/amd/amdk8/reset_test.c"
|
||||||
|
|
||||||
|
#define HAVE_REGPARM_SUPPORT 0
|
||||||
|
#if HAVE_REGPARM_SUPPORT
|
||||||
|
static unsigned long main(unsigned long bist)
|
||||||
|
{
|
||||||
|
#else
|
||||||
|
static void main(void)
|
||||||
|
{
|
||||||
|
unsigned long bist = 0;
|
||||||
|
#endif
|
||||||
|
/* Make cerain my local apic is useable */
|
||||||
|
enable_lapic();
|
||||||
|
|
||||||
|
/* Is this a cpu only reset? */
|
||||||
|
if (cpu_init_detected()) {
|
||||||
|
if (last_boot_normal()) {
|
||||||
|
goto normal_image;
|
||||||
|
} else {
|
||||||
|
goto cpu_reset;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
/* Is this a secondary cpu? */
|
||||||
|
if (!boot_cpu()) {
|
||||||
|
if (last_boot_normal()) {
|
||||||
|
goto normal_image;
|
||||||
|
} else {
|
||||||
|
goto fallback_image;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
|
||||||
|
/* Nothing special needs to be done to find bus 0 */
|
||||||
|
/* Allow the HT devices to be found */
|
||||||
|
enumerate_ht_chain();
|
||||||
|
|
||||||
|
/* Setup the 8111 */
|
||||||
|
amd8111_enable_rom();
|
||||||
|
|
||||||
|
/* Is this a deliberate reset by the bios */
|
||||||
|
if (bios_reset_detected() && last_boot_normal()) {
|
||||||
|
goto normal_image;
|
||||||
|
}
|
||||||
|
/* This is the primary cpu how should I boot? */
|
||||||
|
else if (do_normal_boot()) {
|
||||||
|
goto normal_image;
|
||||||
|
}
|
||||||
|
else {
|
||||||
|
goto fallback_image;
|
||||||
|
}
|
||||||
|
normal_image:
|
||||||
|
asm("jmp __normal_image"
|
||||||
|
: /* outputs */
|
||||||
|
: "a" (bist) /* inputs */
|
||||||
|
: /* clobbers */
|
||||||
|
);
|
||||||
|
cpu_reset:
|
||||||
|
asm("jmp __cpu_reset"
|
||||||
|
: /* outputs */
|
||||||
|
: "a"(bist) /* inputs */
|
||||||
|
: /* clobbers */
|
||||||
|
);
|
||||||
|
fallback_image:
|
||||||
|
#if HAVE_REGPARM_SUPPORT
|
||||||
|
return bist;
|
||||||
|
#else
|
||||||
|
return;
|
||||||
|
#endif
|
||||||
|
}
|
||||||
|
|
@ -0,0 +1,44 @@
|
||||||
|
#include <arch/pirq_routing.h>
|
||||||
|
#include <device/pci.h>
|
||||||
|
|
||||||
|
#define IRQ_ROUTER_BUS 1
|
||||||
|
#define IRQ_ROUTER_DEVFN PCI_DEVFN(4,3)
|
||||||
|
#define IRQ_ROUTER_VENDOR 0x1022
|
||||||
|
#define IRQ_ROUTER_DEVICE 0x746b
|
||||||
|
|
||||||
|
#define AVAILABLE_IRQS 0xdef8
|
||||||
|
#define IRQ_SLOT(slot, bus, dev, fn, linka, linkb, linkc, linkd) \
|
||||||
|
{ bus, (dev<<3)|fn, {{ linka, AVAILABLE_IRQS}, { linkb, AVAILABLE_IRQS}, \
|
||||||
|
{linkc, AVAILABLE_IRQS}, {linkd, AVAILABLE_IRQS}}, slot, 0}
|
||||||
|
|
||||||
|
/* Each IRQ_SLOT entry consists of:
|
||||||
|
* bus, devfn, {link, bitmap}, {link, bitmap}, {link, bitmap}, {link, bitmap}, slot, rfu
|
||||||
|
*/
|
||||||
|
|
||||||
|
const struct irq_routing_table intel_irq_routing_table = {
|
||||||
|
PIRQ_SIGNATURE, /* u32 signature */
|
||||||
|
PIRQ_VERSION, /* u16 version */
|
||||||
|
32+16*IRQ_SLOT_COUNT, /* there can be total IRQ_SLOT_COUNT table entries */
|
||||||
|
IRQ_ROUTER_BUS, /* Where the interrupt router lies (bus) */
|
||||||
|
IRQ_ROUTER_DEVFN, /* Where the interrupt router lies (dev) */
|
||||||
|
0x00, /* IRQs devoted exclusively to PCI usage */
|
||||||
|
IRQ_ROUTER_VENDOR, /* Vendor */
|
||||||
|
IRQ_ROUTER_DEVICE, /* Device */
|
||||||
|
0x00, /* Crap (miniport) */
|
||||||
|
{ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 }, /* u8 rfu[11] */
|
||||||
|
0xb0, /* u8 checksum , mod 256 checksum must give zero */
|
||||||
|
{ /* slot(0=onboard), devfn, irqlinks (line id, 0=not routed) */
|
||||||
|
/* PCI Slot 1-6 */
|
||||||
|
IRQ_SLOT(1, 3,1,0, 2,3,4,1 ),
|
||||||
|
IRQ_SLOT(2, 3,2,0, 3,4,1,2 ),
|
||||||
|
IRQ_SLOT(3, 2,1,0, 2,3,4,1 ),
|
||||||
|
IRQ_SLOT(4, 2,2,0, 3,4,1,2 ),
|
||||||
|
IRQ_SLOT(5, 4,5,0, 2,3,4,1 ),
|
||||||
|
IRQ_SLOT(6, 4,4,0, 1,2,3,4 ),
|
||||||
|
/* Onboard NICs */
|
||||||
|
IRQ_SLOT(0, 2,3,0, 4,0,0,0 ),
|
||||||
|
IRQ_SLOT(0, 2,4,0, 4,0,0,0 ),
|
||||||
|
/* Let Linux know about bus 1 */
|
||||||
|
IRQ_SLOT(0, 1,4,3, 0,0,0,0 ),
|
||||||
|
}
|
||||||
|
};
|
||||||
|
|
@ -0,0 +1,286 @@
|
||||||
|
#include <console/console.h>
|
||||||
|
#include <device/device.h>
|
||||||
|
#include <device/pci.h>
|
||||||
|
#include <device/pci_ids.h>
|
||||||
|
#include <device/pci_ops.h>
|
||||||
|
#include <cpu/p6/msr.h>
|
||||||
|
|
||||||
|
#include <arch/io.h>
|
||||||
|
#include <device/chip.h>
|
||||||
|
#include "../../../northbridge/amd/amdk8/northbridge.h"
|
||||||
|
#include "chip.h"
|
||||||
|
|
||||||
|
#include "pc80/mc146818rtc.h"
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
|
unsigned long initial_apicid[CONFIG_MAX_CPUS] =
|
||||||
|
{
|
||||||
|
0, 1,
|
||||||
|
};
|
||||||
|
|
||||||
|
#define SMBGSTATUS 0xe0
|
||||||
|
#define SMBGCTL 0xe2
|
||||||
|
#define SMBHSTADDR 0xe4
|
||||||
|
#define SMBHSTDAT 0xe6
|
||||||
|
#define SMBHSTCMD 0xe8
|
||||||
|
#define SMBHSTFIFO 0xe9
|
||||||
|
|
||||||
|
#define SMBUS_TIMEOUT (100*1000*10)
|
||||||
|
|
||||||
|
static inline void smbus_delay(void)
|
||||||
|
{
|
||||||
|
outb(0x80, 0x80);
|
||||||
|
}
|
||||||
|
|
||||||
|
static int smbus_wait_until_ready(unsigned smbus_io_base)
|
||||||
|
{
|
||||||
|
unsigned long loops;
|
||||||
|
loops = SMBUS_TIMEOUT;
|
||||||
|
do {
|
||||||
|
unsigned short val;
|
||||||
|
smbus_delay();
|
||||||
|
val = inw(smbus_io_base + SMBGSTATUS);
|
||||||
|
if ((val & 0x800) == 0) {
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
if(loops == (SMBUS_TIMEOUT / 2)) {
|
||||||
|
outw(inw(smbus_io_base + SMBGSTATUS),
|
||||||
|
smbus_io_base + SMBGSTATUS);
|
||||||
|
}
|
||||||
|
} while(--loops);
|
||||||
|
return loops?0:-2;
|
||||||
|
}
|
||||||
|
|
||||||
|
static int smbus_wait_until_done(unsigned smbus_io_base)
|
||||||
|
{
|
||||||
|
unsigned long loops;
|
||||||
|
loops = SMBUS_TIMEOUT;
|
||||||
|
do {
|
||||||
|
unsigned short val;
|
||||||
|
smbus_delay();
|
||||||
|
|
||||||
|
val = inw(smbus_io_base + SMBGSTATUS);
|
||||||
|
if (((val & 0x8) == 0) | ((val & 0x437) != 0)) {
|
||||||
|
break;
|
||||||
|
}
|
||||||
|
} while(--loops);
|
||||||
|
return loops?0:-3;
|
||||||
|
}
|
||||||
|
|
||||||
|
static int smbus_send_byte(unsigned smbus_io_base, unsigned device, unsigned value)
|
||||||
|
{
|
||||||
|
unsigned char global_status_register;
|
||||||
|
|
||||||
|
if (smbus_wait_until_ready(smbus_io_base) < 0) {
|
||||||
|
return -2;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* setup transaction */
|
||||||
|
/* disable interrupts */
|
||||||
|
outw(inw(smbus_io_base + SMBGCTL) & ~((1<<10)|(1<<9)|(1<<8)|(1<<4)), smbus_io_base + SMBGCTL);
|
||||||
|
/* set the device I'm talking too */
|
||||||
|
outw(((device & 0x7f) << 1) | 0, smbus_io_base + SMBHSTADDR);
|
||||||
|
/* set the command/address... */
|
||||||
|
outb(0, smbus_io_base + SMBHSTCMD);
|
||||||
|
/* set up for a send byte */
|
||||||
|
outw((inw(smbus_io_base + SMBGCTL) & ~7) | (0x1), smbus_io_base + SMBGCTL);
|
||||||
|
|
||||||
|
/* clear any lingering errors, so the transaction will run */
|
||||||
|
/* Do I need to write the bits to a 1 to clear an error? */
|
||||||
|
outw(inw(smbus_io_base + SMBGSTATUS), smbus_io_base + SMBGSTATUS);
|
||||||
|
|
||||||
|
/* set the data word...*/
|
||||||
|
outw(value, smbus_io_base + SMBHSTDAT);
|
||||||
|
|
||||||
|
/* start the command */
|
||||||
|
outw((inw(smbus_io_base + SMBGCTL) | (1 << 3)), smbus_io_base + SMBGCTL);
|
||||||
|
|
||||||
|
|
||||||
|
/* poll for transaction completion */
|
||||||
|
if (smbus_wait_until_done(smbus_io_base) < 0) {
|
||||||
|
return -3;
|
||||||
|
}
|
||||||
|
global_status_register = inw(smbus_io_base + SMBGSTATUS);
|
||||||
|
|
||||||
|
if (global_status_register != (1 << 4)) {
|
||||||
|
return -1;
|
||||||
|
}
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
|
||||||
|
static int smbus_recv_byte(unsigned smbus_io_base, unsigned device)
|
||||||
|
{
|
||||||
|
unsigned char global_status_register;
|
||||||
|
unsigned char byte;
|
||||||
|
|
||||||
|
if (smbus_wait_until_ready(smbus_io_base) < 0) {
|
||||||
|
return -2;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* setup transaction */
|
||||||
|
/* disable interrupts */
|
||||||
|
outw(inw(smbus_io_base + SMBGCTL) & ~((1<<10)|(1<<9)|(1<<8)|(1<<4)), smbus_io_base + SMBGCTL);
|
||||||
|
/* set the device I'm talking too */
|
||||||
|
outw(((device & 0x7f) << 1) | 1, smbus_io_base + SMBHSTADDR);
|
||||||
|
/* set the command/address... */
|
||||||
|
outb(0, smbus_io_base + SMBHSTCMD);
|
||||||
|
/* set up for a send byte */
|
||||||
|
outw((inw(smbus_io_base + SMBGCTL) & ~7) | (0x1), smbus_io_base + SMBGCTL);
|
||||||
|
|
||||||
|
/* clear any lingering errors, so the transaction will run */
|
||||||
|
/* Do I need to write the bits to a 1 to clear an error? */
|
||||||
|
outw(inw(smbus_io_base + SMBGSTATUS), smbus_io_base + SMBGSTATUS);
|
||||||
|
|
||||||
|
/* set the data word...*/
|
||||||
|
outw(0, smbus_io_base + SMBHSTDAT);
|
||||||
|
|
||||||
|
/* start the command */
|
||||||
|
outw((inw(smbus_io_base + SMBGCTL) | (1 << 3)), smbus_io_base + SMBGCTL);
|
||||||
|
|
||||||
|
|
||||||
|
/* poll for transaction completion */
|
||||||
|
if (smbus_wait_until_done(smbus_io_base) < 0) {
|
||||||
|
return -3;
|
||||||
|
}
|
||||||
|
|
||||||
|
global_status_register = inw(smbus_io_base + SMBGSTATUS);
|
||||||
|
|
||||||
|
/* read results of transaction */
|
||||||
|
byte = inw(smbus_io_base + SMBHSTDAT) & 0xff;
|
||||||
|
|
||||||
|
if (global_status_register != (1 << 4)) {
|
||||||
|
return -1;
|
||||||
|
}
|
||||||
|
return byte;
|
||||||
|
}
|
||||||
|
|
||||||
|
#if 0
|
||||||
|
static int smbus_read_byte(unsigned smbus_io_base, unsigned device, unsigned address)
|
||||||
|
{
|
||||||
|
unsigned char global_status_register;
|
||||||
|
unsigned char byte;
|
||||||
|
|
||||||
|
if (smbus_wait_until_ready(smbus_io_base) < 0) {
|
||||||
|
return -2;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* setup transaction */
|
||||||
|
/* disable interrupts */
|
||||||
|
outw(inw(smbus_io_base + SMBGCTL) & ~((1<<10)|(1<<9)|(1<<8)|(1<<4)), smbus_io_base + SMBGCTL);
|
||||||
|
/* set the device I'm talking too */
|
||||||
|
outw(((device & 0x7f) << 1) | 1, smbus_io_base + SMBHSTADDR);
|
||||||
|
/* set the command/address... */
|
||||||
|
outb(address & 0xFF, smbus_io_base + SMBHSTCMD);
|
||||||
|
/* set up for a byte data read */
|
||||||
|
outw((inw(smbus_io_base + SMBGCTL) & ~7) | (0x2), smbus_io_base + SMBGCTL);
|
||||||
|
|
||||||
|
/* clear any lingering errors, so the transaction will run */
|
||||||
|
/* Do I need to write the bits to a 1 to clear an error? */
|
||||||
|
outw(inw(smbus_io_base + SMBGSTATUS), smbus_io_base + SMBGSTATUS);
|
||||||
|
|
||||||
|
/* clear the data word...*/
|
||||||
|
outw(0, smbus_io_base + SMBHSTDAT);
|
||||||
|
|
||||||
|
/* start the command */
|
||||||
|
outw((inw(smbus_io_base + SMBGCTL) | (1 << 3)), smbus_io_base + SMBGCTL);
|
||||||
|
|
||||||
|
|
||||||
|
/* poll for transaction completion */
|
||||||
|
if (smbus_wait_until_done(smbus_io_base) < 0) {
|
||||||
|
return -3;
|
||||||
|
}
|
||||||
|
|
||||||
|
global_status_register = inw(smbus_io_base + SMBGSTATUS);
|
||||||
|
|
||||||
|
/* read results of transaction */
|
||||||
|
byte = inw(smbus_io_base + SMBHSTDAT) & 0xff;
|
||||||
|
|
||||||
|
if (global_status_register != (1 << 4)) {
|
||||||
|
return -1;
|
||||||
|
}
|
||||||
|
return byte;
|
||||||
|
}
|
||||||
|
|
||||||
|
static int smbus_write_byte(unsigned smbus_io_base, unsigned device, unsigned address, unsigned char val)
|
||||||
|
{
|
||||||
|
if (smbus_wait_until_ready(smbus_io_base) < 0) {
|
||||||
|
return -2;
|
||||||
|
}
|
||||||
|
|
||||||
|
/* setup transaction */
|
||||||
|
/* disable interrupts */
|
||||||
|
outw(inw(smbus_io_base + SMBGCTL) & ~((1<<10)|(1<<9)|(1<<8)|(1<<4)),
|
||||||
|
smbus_io_base + SMBGCTL);
|
||||||
|
/* set the device I'm talking too */
|
||||||
|
outw(((device & 0x7f) << 1) | 0, smbus_io_base + SMBHSTADDR);
|
||||||
|
outb(address & 0xFF, smbus_io_base + SMBHSTCMD);
|
||||||
|
/* set up for a byte data write */ /* FIXME */
|
||||||
|
outw((inw(smbus_io_base + SMBGCTL) & ~7) | (0x1), smbus_io_base + SMBGCTL);
|
||||||
|
/* clear any lingering errors, so the transaction will run */
|
||||||
|
/* Do I need to write the bits to a 1 to clear an error? */
|
||||||
|
outw(inw(smbus_io_base + SMBGSTATUS), smbus_io_base + SMBGSTATUS);
|
||||||
|
|
||||||
|
/* clear the data word...*/
|
||||||
|
outw(val, smbus_io_base + SMBHSTDAT);
|
||||||
|
|
||||||
|
/* start the command */
|
||||||
|
outw((inw(smbus_io_base + SMBGCTL) | (1 << 3)), smbus_io_base + SMBGCTL);
|
||||||
|
|
||||||
|
/* poll for transaction completion */
|
||||||
|
if (smbus_wait_until_done(smbus_io_base) < 0) {
|
||||||
|
return -3;
|
||||||
|
}
|
||||||
|
return 0;
|
||||||
|
}
|
||||||
|
#endif
|
||||||
|
|
||||||
|
#define SMBUS_MUX 0x70
|
||||||
|
static void mainboard_init(device_t dev)
|
||||||
|
{
|
||||||
|
/* Set the mux to see the temperature sensors */
|
||||||
|
dev = dev_find_device(0x1022, 0x746b, 0);
|
||||||
|
if (dev) {
|
||||||
|
unsigned smbus_io_base;
|
||||||
|
unsigned device;
|
||||||
|
int result;
|
||||||
|
int mux_setting;
|
||||||
|
device = SMBUS_MUX;
|
||||||
|
mux_setting = 1;
|
||||||
|
smbus_io_base = pci_read_config32(dev, 0x58) & ~1;;
|
||||||
|
result = smbus_send_byte(smbus_io_base, device, mux_setting);
|
||||||
|
if ((result < 0) ||
|
||||||
|
(smbus_recv_byte(smbus_io_base, device) != mux_setting)) {
|
||||||
|
printk_err("SMBUS mux would not set to %d\n", mux_setting);
|
||||||
|
}
|
||||||
|
|
||||||
|
}
|
||||||
|
else {
|
||||||
|
printk_err("SMBUS_controller not found\n");
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
static struct device_operations mainboard_operations = {
|
||||||
|
.read_resources = root_dev_read_resources,
|
||||||
|
.set_resources = root_dev_set_resources,
|
||||||
|
.enable_resources = enable_childrens_resources,
|
||||||
|
.init = mainboard_init,
|
||||||
|
.scan_bus = amdk8_scan_root_bus,
|
||||||
|
.enable = 0,
|
||||||
|
};
|
||||||
|
|
||||||
|
static void enumerate(struct chip *chip)
|
||||||
|
{
|
||||||
|
struct chip *child;
|
||||||
|
dev_root.ops = &mainboard_operations;
|
||||||
|
chip->dev = &dev_root;
|
||||||
|
chip->bus = 0;
|
||||||
|
for(child = chip->children; child; child = child->next) {
|
||||||
|
child->bus = &dev_root.link[0];
|
||||||
|
}
|
||||||
|
}
|
||||||
|
struct chip_control mainboard_arima_hdama_control = {
|
||||||
|
.enumerate = enumerate,
|
||||||
|
.name = "Arima HDAMA mainboard ",
|
||||||
|
};
|
||||||
|
|
||||||
|
|
@ -0,0 +1,232 @@
|
||||||
|
#include <console/console.h>
|
||||||
|
#include <arch/smp/mpspec.h>
|
||||||
|
#include <device/pci.h>
|
||||||
|
#include <string.h>
|
||||||
|
#include <stdint.h>
|
||||||
|
|
||||||
|
void *smp_write_config_table(void *v, unsigned long * processor_map)
|
||||||
|
{
|
||||||
|
static const char sig[4] = "PCMP";
|
||||||
|
static const char oem[8] = "IBM ";
|
||||||
|
static const char productid[12] = "E325 ";
|
||||||
|
struct mp_config_table *mc;
|
||||||
|
unsigned char bus_num;
|
||||||
|
unsigned char bus_isa;
|
||||||
|
unsigned char bus_8131_1;
|
||||||
|
unsigned char bus_8131_2;
|
||||||
|
unsigned char bus_8111_1;
|
||||||
|
|
||||||
|
mc = (void *)(((char *)v) + SMP_FLOATING_TABLE_LEN);
|
||||||
|
memset(mc, 0, sizeof(*mc));
|
||||||
|
|
||||||
|
memcpy(mc->mpc_signature, sig, sizeof(sig));
|
||||||
|
mc->mpc_length = sizeof(*mc); /* initially just the header */
|
||||||
|
mc->mpc_spec = 0x04;
|
||||||
|
mc->mpc_checksum = 0; /* not yet computed */
|
||||||
|
memcpy(mc->mpc_oem, oem, sizeof(oem));
|
||||||
|
memcpy(mc->mpc_productid, productid, sizeof(productid));
|
||||||
|
mc->mpc_oemptr = 0;
|
||||||
|
mc->mpc_oemsize = 0;
|
||||||
|
mc->mpc_entry_count = 0; /* No entries yet... */
|
||||||
|
mc->mpc_lapic = LAPIC_ADDR;
|
||||||
|
mc->mpe_length = 0;
|
||||||
|
mc->mpe_checksum = 0;
|
||||||
|
mc->reserved = 0;
|
||||||
|
|
||||||
|
smp_write_processors(mc, processor_map);
|
||||||
|
|
||||||
|
{
|
||||||
|
device_t dev;
|
||||||
|
|
||||||
|
/* 8111 */
|
||||||
|
dev = dev_find_slot(1, PCI_DEVFN(0x03,0));
|
||||||
|
if (dev) {
|
||||||
|
bus_8111_1 = pci_read_config8(dev, PCI_SECONDARY_BUS);
|
||||||
|
bus_isa = pci_read_config8(dev, PCI_SUBORDINATE_BUS);
|
||||||
|
bus_isa++;
|
||||||
|
}
|
||||||
|
else {
|
||||||
|
printk_debug("ERROR - could not find PCI 1:03.0, using defaults\n");
|
||||||
|
|
||||||
|
bus_8111_1 = 4;
|
||||||
|
bus_isa = 5;
|
||||||
|
}
|
||||||
|
/* 8131-1 */
|
||||||
|
dev = dev_find_slot(1, PCI_DEVFN(0x01,0));
|
||||||
|
if (dev) {
|
||||||
|
bus_8131_1 = pci_read_config8(dev, PCI_SECONDARY_BUS);
|
||||||
|
|
||||||
|
}
|
||||||
|
else {
|
||||||
|
printk_debug("ERROR - could not find PCI 1:01.0, using defaults\n");
|
||||||
|
|
||||||
|
bus_8131_1 = 2;
|
||||||
|
}
|
||||||
|
/* 8131-2 */
|
||||||
|
dev = dev_find_slot(1, PCI_DEVFN(0x02,0));
|
||||||
|
if (dev) {
|
||||||
|
bus_8131_2 = pci_read_config8(dev, PCI_SECONDARY_BUS);
|
||||||
|
|
||||||
|
}
|
||||||
|
else {
|
||||||
|
printk_debug("ERROR - could not find PCI 1:02.0, using defaults\n");
|
||||||
|
|
||||||
|
bus_8131_2 = 3;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/* define bus and isa numbers */
|
||||||
|
for(bus_num = 0; bus_num < bus_isa; bus_num++) {
|
||||||
|
smp_write_bus(mc, bus_num, "PCI ");
|
||||||
|
}
|
||||||
|
smp_write_bus(mc, bus_isa, "ISA ");
|
||||||
|
|
||||||
|
/* IOAPIC handling */
|
||||||
|
|
||||||
|
smp_write_ioapic(mc, 2, 0x11, 0xfec00000);
|
||||||
|
{
|
||||||
|
device_t dev;
|
||||||
|
uint32_t base;
|
||||||
|
/* 8131 apic 3 */
|
||||||
|
dev = dev_find_slot(1, PCI_DEVFN(0x01,1));
|
||||||
|
if (dev) {
|
||||||
|
base = pci_read_config32(dev, PCI_BASE_ADDRESS_0);
|
||||||
|
base &= PCI_BASE_ADDRESS_MEM_MASK;
|
||||||
|
smp_write_ioapic(mc, 0x03, 0x11, base);
|
||||||
|
}
|
||||||
|
/* 8131 apic 4 */
|
||||||
|
dev = dev_find_slot(1, PCI_DEVFN(0x02,1));
|
||||||
|
if (dev) {
|
||||||
|
base = pci_read_config32(dev, PCI_BASE_ADDRESS_0);
|
||||||
|
base &= PCI_BASE_ADDRESS_MEM_MASK;
|
||||||
|
smp_write_ioapic(mc, 0x04, 0x11, base);
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/* ISA backward compatibility interrupts */
|
||||||
|
smp_write_intsrc(mc, mp_ExtINT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_isa, 0x00, 0x02, 0x00);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_isa, 0x01, 0x02, 0x01);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_isa, 0x00, 0x02, 0x02);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_isa, 0x03, 0x02, 0x03);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_isa, 0x04, 0x02, 0x04);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_isa, 0x05, 0x02, 0x05);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_isa, 0x06, 0x02, 0x06);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_isa, 0x07, 0x02, 0x07);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_isa, 0x08, 0x02, 0x08);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_isa, 0x09, 0x02, 0x09);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_isa, 0x0a, 0x02, 0x0a);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_isa, 0x0b, 0x02, 0x0b);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_isa, 0x0c, 0x02, 0x0c);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_isa, 0x0d, 0x02, 0x0d);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_isa, 0x0e, 0x02, 0x0e);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_isa, 0x0f, 0x02, 0x0f);
|
||||||
|
|
||||||
|
/* Standard local interrupt assignments */
|
||||||
|
smp_write_lintsrc(mc, mp_ExtINT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_isa, 0x00, MP_APIC_ALL, 0x00);
|
||||||
|
smp_write_lintsrc(mc, mp_NMI, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_isa, 0x00, MP_APIC_ALL, 0x01);
|
||||||
|
|
||||||
|
|
||||||
|
/* PCI Slot 1 */
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8131_2, (1<<2)|0, 0x02, 0x11);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8131_2, (1<<2)|1, 0x02, 0x12);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8131_2, (1<<2)|2, 0x02, 0x13);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8131_2, (1<<2)|3, 0x02, 0x10);
|
||||||
|
|
||||||
|
/* PCI Slot 2 */
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8131_2, (2<<2)|0, 0x02, 0x12);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8131_2, (2<<2)|1, 0x02, 0x13);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8131_2, (2<<2)|2, 0x02, 0x10);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8131_2, (2<<2)|3, 0x02, 0x11);
|
||||||
|
|
||||||
|
/* PCI Slot 3 */
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8131_1, (1<<2)|0, 0x02, 0x11);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8131_1, (1<<2)|1, 0x02, 0x12);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8131_1, (1<<2)|2, 0x02, 0x13);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8131_1, (1<<2)|3, 0x02, 0x10);
|
||||||
|
|
||||||
|
/* PCI Slot 4 */
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8131_1, (2<<2)|0, 0x02, 0x12);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8131_1, (2<<2)|1, 0x02, 0x13);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8131_1, (2<<2)|2, 0x02, 0x10);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8131_1, (2<<2)|3, 0x02, 0x11);
|
||||||
|
|
||||||
|
/* PCI Slot 5 */
|
||||||
|
#warning "FIXME get the irqs right, it's just hacked to work for now"
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8111_1, (5<<2)|0, 0x02, 0x11);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8111_1, (5<<2)|1, 0x02, 0x12);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8111_1, (5<<2)|2, 0x02, 0x13);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8111_1, (5<<2)|3, 0x02, 0x10);
|
||||||
|
|
||||||
|
/* PCI Slot 6 */
|
||||||
|
#warning "FIXME get the irqs right, it's just hacked to work for now"
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8111_1, (4<<2)|0, 0x02, 0x10);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8111_1, (4<<2)|1, 0x02, 0x11);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8111_1, (4<<2)|2, 0x02, 0x12);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8111_1, (4<<2)|3, 0x02, 0x13);
|
||||||
|
|
||||||
|
/* On board nics */
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8131_1, (3<<2)|0, 0x02, 0x13);
|
||||||
|
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_DEFAULT|MP_IRQ_POLARITY_DEFAULT,
|
||||||
|
bus_8131_1, (4<<2)|0, 0x02, 0x13);
|
||||||
|
|
||||||
|
/* There is no extension information... */
|
||||||
|
|
||||||
|
/* Compute the checksums */
|
||||||
|
mc->mpe_checksum = smp_compute_checksum(smp_next_mpc_entry(mc), mc->mpe_length);
|
||||||
|
|
||||||
|
mc->mpc_checksum = smp_compute_checksum(mc, mc->mpc_length);
|
||||||
|
printk_debug("Wrote the mp table end at: %p - %p\n",
|
||||||
|
mc, smp_next_mpe_entry(mc));
|
||||||
|
return smp_next_mpe_entry(mc);
|
||||||
|
}
|
||||||
|
|
||||||
|
unsigned long write_smp_table(unsigned long addr, unsigned long *processor_map)
|
||||||
|
{
|
||||||
|
void *v;
|
||||||
|
v = smp_write_floating_table(addr);
|
||||||
|
return (unsigned long)smp_write_config_table(v, processor_map);
|
||||||
|
}
|
||||||
|
|
||||||
|
|
@ -0,0 +1,366 @@
|
||||||
|
#if 0
|
||||||
|
=================== CPU0 ===================
|
||||||
|
RAM 0x0(0x3,0x3f0000):
|
||||||
|
0x000:0x3f00(no interleave, bogus), CP0, s: WE
|
||||||
|
RAM 0x1(0x400003,0x7f0001):
|
||||||
|
0x4000:0x7f00(no interleave, bogus), CP1, s: WE
|
||||||
|
RAM 0x2(0x800000,0x2):
|
||||||
|
0x8000:0x000(no interleave, bogus), CP2, s: NO WE
|
||||||
|
RAM 0x3(0x800000,0x3):
|
||||||
|
0x8000:0x000(no interleave, bogus), CP3, s: NO WE
|
||||||
|
RAM 0x4(0x800000,0x4):
|
||||||
|
0x8000:0x000(no interleave, bogus), CP4, s: NO WE
|
||||||
|
RAM 0x5(0x800000,0x5):
|
||||||
|
0x8000:0x000(no interleave, bogus), CP5, s: NO WE
|
||||||
|
RAM 0x6(0x800000,0x6):
|
||||||
|
0x8000:0x000(no interleave, bogus), CP6, s: NO WE
|
||||||
|
RAM 0x7(0x800000,0x7):
|
||||||
|
0x8000:0x000(no interleave, bogus), CP7, s: NO WE
|
||||||
|
MMIO 0x0(0xfc0003,0xfe2f10):
|
||||||
|
0xfc000000:0xfe2f0000, HT1 CP0, WE:RE
|
||||||
|
MMIO 0x1(0x0,0x0):
|
||||||
|
0x00000:0x00000, HT0 CP0, NO WE:NO RE
|
||||||
|
MMIO 0x2(0x0,0x0):
|
||||||
|
0x00000:0x00000, HT0 CP0, NO WE:NO RE
|
||||||
|
MMIO 0x3(0x0,0x0):
|
||||||
|
0x00000:0x00000, HT0 CP0, NO WE:NO RE
|
||||||
|
MMIO 0x4(0xfec003,0xfec010):
|
||||||
|
0xfec00000:0xfec00000, HT1 CP0, WE:RE
|
||||||
|
MMIO 0x5(0xa03,0xb10):
|
||||||
|
0xa0000:0xb0000, HT1 CP0, WE:RE
|
||||||
|
MMIO 0x6(0xfed003,0xfed010):
|
||||||
|
0xfed00000:0xfed00000, HT1 CP0, WE:RE
|
||||||
|
MMIO 0x7(0x0,0x0):
|
||||||
|
0x00000:0x00000, HT0 CP0, NO WE:NO RE
|
||||||
|
PCIO 0x0(0x33,0x1fff010):
|
||||||
|
0x00000:0x1fff0000, HT1 CP0, ISA VGA WE:RE
|
||||||
|
PCIO 0x1(0x0,0x0):
|
||||||
|
0x00000:0x00000, HT0 CP0, NO WE:NO RE
|
||||||
|
PCIO 0x2(0x0,0x0):
|
||||||
|
0x00000:0x00000, HT0 CP0, NO WE:NO RE
|
||||||
|
PCIO 0x3(0x0,0x0):
|
||||||
|
0x00000:0x00000, HT0 CP0, NO WE:NO RE
|
||||||
|
CONF 0x0(0xff000103):
|
||||||
|
0x00000:0x00000, HT1 CP0, Dev number compare enable WE:RE
|
||||||
|
CONF 0x1(0xffff0060):
|
||||||
|
0xff0000:0x00000, HT0 CP6, Dev number compare enable NO WE:NO RE
|
||||||
|
CONF 0x2(0xffff0324):
|
||||||
|
0xff0000:0x00000, HT3 CP2, Dev number compare enable NO WE:NO RE
|
||||||
|
CONF 0x3(0xffff0204):
|
||||||
|
0xff0000:0x00000, HT2 CP0, Dev number compare enable NO WE:NO RE
|
||||||
|
=================== CPU1 ===================
|
||||||
|
RAM 0x0(0x3,0x3f0000):
|
||||||
|
0x000:0x3f00(no interleave, bogus), CP0, s: WE
|
||||||
|
RAM 0x1(0x400003,0x7f0001):
|
||||||
|
0x4000:0x7f00(no interleave, bogus), CP1, s: WE
|
||||||
|
RAM 0x2(0x800000,0x2):
|
||||||
|
0x8000:0x000(no interleave, bogus), CP2, s: NO WE
|
||||||
|
RAM 0x3(0x800000,0x3):
|
||||||
|
0x8000:0x000(no interleave, bogus), CP3, s: NO WE
|
||||||
|
RAM 0x4(0x800000,0x4):
|
||||||
|
0x8000:0x000(no interleave, bogus), CP4, s: NO WE
|
||||||
|
RAM 0x5(0x800000,0x5):
|
||||||
|
0x8000:0x000(no interleave, bogus), CP5, s: NO WE
|
||||||
|
RAM 0x6(0x800000,0x6):
|
||||||
|
0x8000:0x000(no interleave, bogus), CP6, s: NO WE
|
||||||
|
RAM 0x7(0x800000,0x7):
|
||||||
|
0x8000:0x000(no interleave, bogus), CP7, s: NO WE
|
||||||
|
MMIO 0x0(0xfc0003,0xfe2f10):
|
||||||
|
0xfc000000:0xfe2f0000, HT1 CP0, WE:RE
|
||||||
|
MMIO 0x1(0x0,0x0):
|
||||||
|
0x00000:0x00000, HT0 CP0, NO WE:NO RE
|
||||||
|
MMIO 0x2(0x0,0x0):
|
||||||
|
0x00000:0x00000, HT0 CP0, NO WE:NO RE
|
||||||
|
MMIO 0x3(0x0,0x0):
|
||||||
|
0x00000:0x00000, HT0 CP0, NO WE:NO RE
|
||||||
|
MMIO 0x4(0xfec003,0xfec010):
|
||||||
|
0xfec00000:0xfec00000, HT1 CP0, WE:RE
|
||||||
|
MMIO 0x5(0xa03,0xb10):
|
||||||
|
0xa0000:0xb0000, HT1 CP0, WE:RE
|
||||||
|
MMIO 0x6(0xfed003,0xfed010):
|
||||||
|
0xfed00000:0xfed00000, HT1 CP0, WE:RE
|
||||||
|
MMIO 0x7(0x0,0x0):
|
||||||
|
0x00000:0x00000, HT0 CP0, NO WE:NO RE
|
||||||
|
PCIO 0x0(0x33,0x1fff010):
|
||||||
|
0x00000:0x1fff0000, HT1 CP0, ISA VGA WE:RE
|
||||||
|
PCIO 0x1(0x0,0x0):
|
||||||
|
0x00000:0x00000, HT0 CP0, NO WE:NO RE
|
||||||
|
PCIO 0x2(0x0,0x0):
|
||||||
|
0x00000:0x00000, HT0 CP0, NO WE:NO RE
|
||||||
|
PCIO 0x3(0x0,0x0):
|
||||||
|
0x00000:0x00000, HT0 CP0, NO WE:NO RE
|
||||||
|
CONF 0x0(0xff000103):
|
||||||
|
0x00000:0x00000, HT1 CP0, Dev number compare enable WE:RE
|
||||||
|
CONF 0x1(0xffff0200):
|
||||||
|
0xff0000:0x00000, HT2 CP0, NO WE:NO RE
|
||||||
|
CONF 0x2(0xffff0370):
|
||||||
|
0xff0000:0x00000, HT3 CP7, Dev number compare enable NO WE:NO RE
|
||||||
|
CONF 0x3(0xffff0330):
|
||||||
|
0xff0000:0x00000, HT3 CP3, Dev number compare enable NO WE:NO RE
|
||||||
|
#endif
|
||||||
|
/*
|
||||||
|
* IBM E325 needs a different resource map
|
||||||
|
*
|
||||||
|
*/
|
||||||
|
|
||||||
|
static void setup_s2885_resource_map(void)
|
||||||
|
{
|
||||||
|
static const unsigned int register_values[] = {
|
||||||
|
/* Careful set limit registers before base registers which contain the enables */
|
||||||
|
/* DRAM Limit i Registers
|
||||||
|
* F1:0x44 i = 0
|
||||||
|
* F1:0x4C i = 1
|
||||||
|
* F1:0x54 i = 2
|
||||||
|
* F1:0x5C i = 3
|
||||||
|
* F1:0x64 i = 4
|
||||||
|
* F1:0x6C i = 5
|
||||||
|
* F1:0x74 i = 6
|
||||||
|
* F1:0x7C i = 7
|
||||||
|
* [ 2: 0] Destination Node ID
|
||||||
|
* 000 = Node 0
|
||||||
|
* 001 = Node 1
|
||||||
|
* 010 = Node 2
|
||||||
|
* 011 = Node 3
|
||||||
|
* 100 = Node 4
|
||||||
|
* 101 = Node 5
|
||||||
|
* 110 = Node 6
|
||||||
|
* 111 = Node 7
|
||||||
|
* [ 7: 3] Reserved
|
||||||
|
* [10: 8] Interleave select
|
||||||
|
* specifies the values of A[14:12] to use with interleave enable.
|
||||||
|
* [15:11] Reserved
|
||||||
|
* [31:16] DRAM Limit Address i Bits 39-24
|
||||||
|
* This field defines the upper address bits of a 40 bit address
|
||||||
|
* that define the end of the DRAM region.
|
||||||
|
*/
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0x44), 0x0000f8f8, 0x00000000,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0x4C), 0x0000f8f8, 0x00000001,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0x54), 0x0000f8f8, 0x00000002,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0x5C), 0x0000f8f8, 0x00000003,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0x64), 0x0000f8f8, 0x00000004,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0x6C), 0x0000f8f8, 0x00000005,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0x74), 0x0000f8f8, 0x00000006,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0x7C), 0x0000f8f8, 0x00000007,
|
||||||
|
/* DRAM Base i Registers
|
||||||
|
* F1:0x40 i = 0
|
||||||
|
* F1:0x48 i = 1
|
||||||
|
* F1:0x50 i = 2
|
||||||
|
* F1:0x58 i = 3
|
||||||
|
* F1:0x60 i = 4
|
||||||
|
* F1:0x68 i = 5
|
||||||
|
* F1:0x70 i = 6
|
||||||
|
* F1:0x78 i = 7
|
||||||
|
* [ 0: 0] Read Enable
|
||||||
|
* 0 = Reads Disabled
|
||||||
|
* 1 = Reads Enabled
|
||||||
|
* [ 1: 1] Write Enable
|
||||||
|
* 0 = Writes Disabled
|
||||||
|
* 1 = Writes Enabled
|
||||||
|
* [ 7: 2] Reserved
|
||||||
|
* [10: 8] Interleave Enable
|
||||||
|
* 000 = No interleave
|
||||||
|
* 001 = Interleave on A[12] (2 nodes)
|
||||||
|
* 010 = reserved
|
||||||
|
* 011 = Interleave on A[12] and A[14] (4 nodes)
|
||||||
|
* 100 = reserved
|
||||||
|
* 101 = reserved
|
||||||
|
* 110 = reserved
|
||||||
|
* 111 = Interleve on A[12] and A[13] and A[14] (8 nodes)
|
||||||
|
* [15:11] Reserved
|
||||||
|
* [13:16] DRAM Base Address i Bits 39-24
|
||||||
|
* This field defines the upper address bits of a 40-bit address
|
||||||
|
* that define the start of the DRAM region.
|
||||||
|
*/
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0x40), 0x0000f8fc, 0x00000000,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0x48), 0x0000f8fc, 0x00000000,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0x50), 0x0000f8fc, 0x00000000,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0x58), 0x0000f8fc, 0x00000000,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0x60), 0x0000f8fc, 0x00000000,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0x68), 0x0000f8fc, 0x00000000,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0x70), 0x0000f8fc, 0x00000000,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0x78), 0x0000f8fc, 0x00000000,
|
||||||
|
/* Memory-Mapped I/O Limit i Registers
|
||||||
|
* F1:0x84 i = 0
|
||||||
|
* F1:0x8C i = 1
|
||||||
|
* F1:0x94 i = 2
|
||||||
|
* F1:0x9C i = 3
|
||||||
|
* F1:0xA4 i = 4
|
||||||
|
* F1:0xAC i = 5
|
||||||
|
* F1:0xB4 i = 6
|
||||||
|
* F1:0xBC i = 7
|
||||||
|
* [ 2: 0] Destination Node ID
|
||||||
|
* 000 = Node 0
|
||||||
|
* 001 = Node 1
|
||||||
|
* 010 = Node 2
|
||||||
|
* 011 = Node 3
|
||||||
|
* 100 = Node 4
|
||||||
|
* 101 = Node 5
|
||||||
|
* 110 = Node 6
|
||||||
|
* 111 = Node 7
|
||||||
|
* [ 3: 3] Reserved
|
||||||
|
* [ 5: 4] Destination Link ID
|
||||||
|
* 00 = Link 0
|
||||||
|
* 01 = Link 1
|
||||||
|
* 10 = Link 2
|
||||||
|
* 11 = Reserved
|
||||||
|
* [ 6: 6] Reserved
|
||||||
|
* [ 7: 7] Non-Posted
|
||||||
|
* 0 = CPU writes may be posted
|
||||||
|
* 1 = CPU writes must be non-posted
|
||||||
|
* [31: 8] Memory-Mapped I/O Limit Address i (39-16)
|
||||||
|
* This field defines the upp adddress bits of a 40-bit address that
|
||||||
|
* defines the end of a memory-mapped I/O region n
|
||||||
|
*/
|
||||||
|
/* Memory-Mapped I/O Base i Registers
|
||||||
|
* F1:0x80 i = 0
|
||||||
|
* F1:0x88 i = 1
|
||||||
|
* F1:0x90 i = 2
|
||||||
|
* F1:0x98 i = 3
|
||||||
|
* F1:0xA0 i = 4
|
||||||
|
* F1:0xA8 i = 5
|
||||||
|
* F1:0xB0 i = 6
|
||||||
|
* F1:0xB8 i = 7
|
||||||
|
* [ 0: 0] Read Enable
|
||||||
|
* 0 = Reads disabled
|
||||||
|
* 1 = Reads Enabled
|
||||||
|
* [ 1: 1] Write Enable
|
||||||
|
* 0 = Writes disabled
|
||||||
|
* 1 = Writes Enabled
|
||||||
|
* [ 2: 2] Cpu Disable
|
||||||
|
* 0 = Cpu can use this I/O range
|
||||||
|
* 1 = Cpu requests do not use this I/O range
|
||||||
|
* [ 3: 3] Lock
|
||||||
|
* 0 = base/limit registers i are read/write
|
||||||
|
* 1 = base/limit registers i are read-only
|
||||||
|
* [ 7: 4] Reserved
|
||||||
|
* [31: 8] Memory-Mapped I/O Base Address i (39-16)
|
||||||
|
* This field defines the upper address bits of a 40bit address
|
||||||
|
* that defines the start of memory-mapped I/O region i
|
||||||
|
*/
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xbc), 0x48, 0xfe2f10,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xb8), 0xf0, 0xfc0003,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xbc), 0x48, 0xfec010,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xb8), 0xf0, 0xfec003,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xbc), 0x48, 0xb10,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xb8), 0xf0, 0xa03,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xbc), 0x48, 0xfed010,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xb8), 0xf0, 0xfed003,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xbc), 0x48, 0x0,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xb8), 0xf0, 0x0,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xb4), 0x48, 0x0,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xb0), 0xf0, 0x0,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xac), 0x48, 0x0,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xa8), 0xf0, 0x0,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xa4), 0x48, 0x0,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xa0), 0xf0, 0x0,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0x9c), 0x48, 0x0,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0x98), 0xf0, 0x0,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0x94), 0x48, 0x0,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0x90), 0xf0, 0x0,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0x8c), 0x48, 0x0,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0x88), 0xf0, 0x0,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0x84), 0x48, 0x0,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0x80), 0xf0, 0x0,
|
||||||
|
/* PCI I/O Limit i Registers
|
||||||
|
* F1:0xC4 i = 0
|
||||||
|
* F1:0xCC i = 1
|
||||||
|
* F1:0xD4 i = 2
|
||||||
|
* F1:0xDC i = 3
|
||||||
|
* [ 2: 0] Destination Node ID
|
||||||
|
* 000 = Node 0
|
||||||
|
* 001 = Node 1
|
||||||
|
* 010 = Node 2
|
||||||
|
* 011 = Node 3
|
||||||
|
* 100 = Node 4
|
||||||
|
* 101 = Node 5
|
||||||
|
* 110 = Node 6
|
||||||
|
* 111 = Node 7
|
||||||
|
* [ 3: 3] Reserved
|
||||||
|
* [ 5: 4] Destination Link ID
|
||||||
|
* 00 = Link 0
|
||||||
|
* 01 = Link 1
|
||||||
|
* 10 = Link 2
|
||||||
|
* 11 = reserved
|
||||||
|
* [11: 6] Reserved
|
||||||
|
* [24:12] PCI I/O Limit Address i
|
||||||
|
* This field defines the end of PCI I/O region n
|
||||||
|
* [31:25] Reserved
|
||||||
|
*/
|
||||||
|
/* PCI I/O Base i Registers
|
||||||
|
* F1:0xC0 i = 0
|
||||||
|
* F1:0xC8 i = 1
|
||||||
|
* F1:0xD0 i = 2
|
||||||
|
* F1:0xD8 i = 3
|
||||||
|
* [ 0: 0] Read Enable
|
||||||
|
* 0 = Reads Disabled
|
||||||
|
* 1 = Reads Enabled
|
||||||
|
* [ 1: 1] Write Enable
|
||||||
|
* 0 = Writes Disabled
|
||||||
|
* 1 = Writes Enabled
|
||||||
|
* [ 3: 2] Reserved
|
||||||
|
* [ 4: 4] VGA Enable
|
||||||
|
* 0 = VGA matches Disabled
|
||||||
|
* 1 = matches all address < 64K and where A[9:0] is in the
|
||||||
|
* range 3B0-3BB or 3C0-3DF independen of the base & limit registers
|
||||||
|
* [ 5: 5] ISA Enable
|
||||||
|
* 0 = ISA matches Disabled
|
||||||
|
* 1 = Blocks address < 64K and in the last 768 bytes of eack 1K block
|
||||||
|
* from matching agains this base/limit pair
|
||||||
|
* [11: 6] Reserved
|
||||||
|
* [24:12] PCI I/O Base i
|
||||||
|
* This field defines the start of PCI I/O region n
|
||||||
|
* [31:25] Reserved
|
||||||
|
*/
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xdc), 0xFE000FC8, 0x1fff010,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xd8), 0xFE000FCC, 0x33,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xd4), 0xFE000FC8, 0x0,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xd0), 0xFE000FCC, 0x0,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xcc), 0xFE000FC8, 0x0,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xc8), 0xFE000FCC, 0x0,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xc4), 0xFE000FC8, 0x0,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xc0), 0xFE000FCC, 0x0,
|
||||||
|
/* Config Base and Limit i Registers
|
||||||
|
* F1:0xE0 i = 0
|
||||||
|
* F1:0xE4 i = 1
|
||||||
|
* F1:0xE8 i = 2
|
||||||
|
* F1:0xEC i = 3
|
||||||
|
* [ 0: 0] Read Enable
|
||||||
|
* 0 = Reads Disabled
|
||||||
|
* 1 = Reads Enabled
|
||||||
|
* [ 1: 1] Write Enable
|
||||||
|
* 0 = Writes Disabled
|
||||||
|
* 1 = Writes Enabled
|
||||||
|
* [ 2: 2] Device Number Compare Enable
|
||||||
|
* 0 = The ranges are based on bus number
|
||||||
|
* 1 = The ranges are ranges of devices on bus 0
|
||||||
|
* [ 3: 3] Reserved
|
||||||
|
* [ 6: 4] Destination Node
|
||||||
|
* 000 = Node 0
|
||||||
|
* 001 = Node 1
|
||||||
|
* 010 = Node 2
|
||||||
|
* 011 = Node 3
|
||||||
|
* 100 = Node 4
|
||||||
|
* 101 = Node 5
|
||||||
|
* 110 = Node 6
|
||||||
|
* 111 = Node 7
|
||||||
|
* [ 7: 7] Reserved
|
||||||
|
* [ 9: 8] Destination Link
|
||||||
|
* 00 = Link 0
|
||||||
|
* 01 = Link 1
|
||||||
|
* 10 = Link 2
|
||||||
|
* 11 - Reserved
|
||||||
|
* [15:10] Reserved
|
||||||
|
* [23:16] Bus Number Base i
|
||||||
|
* This field defines the lowest bus number in configuration region i
|
||||||
|
* [31:24] Bus Number Limit i
|
||||||
|
* This field defines the highest bus number in configuration regin i
|
||||||
|
*/
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xec), 0x0000FC88, ff000103,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xe8), 0x0000FC88, 0,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xe4), 0x0000FC88, 0,
|
||||||
|
PCI_ADDR(0, 0x18, 1, 0xe0), 0x0000FC88, 0,
|
||||||
|
};
|
||||||
|
int max;
|
||||||
|
max = sizeof(register_values)/sizeof(register_values[0]);
|
||||||
|
setup_resource_map(register_values, max);
|
||||||
|
}
|
||||||
Loading…
Reference in New Issue