soc/braswell: Fix Global NVS base address
TEST=Boot to OS Signed-off-by: Hannah Williams <hannah.williams@intel.com> Change-Id: I9b43eb4f6f7af62a8a0bbe7bfa08feee1eaca24e Reviewed-on: https://review.coreboot.org/13506 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
This commit is contained in:
parent
3e3d969e6f
commit
5166827c57
|
@ -25,8 +25,9 @@ Name(\PICM, 0) /* IOAPIC/8259 */
|
|||
* we have to fix it up in coreboot's ACPI creation phase.
|
||||
*/
|
||||
|
||||
External (NVSA)
|
||||
|
||||
OperationRegion (GNVS, SystemMemory, 0xC0DEBABE, 0x2000)
|
||||
OperationRegion (GNVS, SystemMemory, NVSA, 0x2000)
|
||||
Field (GNVS, ByteAcc, NoLock, Preserve)
|
||||
{
|
||||
/* Miscellaneous */
|
||||
|
|
Loading…
Reference in New Issue