mb/google/myst: Enable XHCI controllers
Enable the XHCI controllers in the devicetree for myst project. BUG=b:275905635 TEST=builds Signed-off-by: Jon Murphy <jpmurphy@google.com> Change-Id: I05dc5bb157f0ef955e4b37e34d7b32678e42ebc8 Reviewed-on: https://review.coreboot.org/c/coreboot/+/74105 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com> Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com>
This commit is contained in:
parent
ba3522e42f
commit
51850b0255
|
@ -3,6 +3,12 @@ chip soc/amd/phoenix
|
||||||
device domain 0 on
|
device domain 0 on
|
||||||
device ref gpp_bridge_a on # Internal GPP Bridge 0 to Bus A
|
device ref gpp_bridge_a on # Internal GPP Bridge 0 to Bus A
|
||||||
device ref gfx on end # Internal GPU (GFX)
|
device ref gfx on end # Internal GPU (GFX)
|
||||||
|
device ref xhci_0 on end
|
||||||
|
device ref xhci_1 on end
|
||||||
|
end
|
||||||
|
device ref gpp_bridge_c on # Internal GPP Bridge 2 to Bus C
|
||||||
|
device ref usb4_xhci_0 on end
|
||||||
|
device ref usb4_xhci_1 on end
|
||||||
end
|
end
|
||||||
device ref iommu on end
|
device ref iommu on end
|
||||||
device ref lpc_bridge on
|
device ref lpc_bridge on
|
||||||
|
|
Loading…
Reference in New Issue