soc/qualcomm/ipq40xx: Fix GPIO no.s for BGA part
BUG=chrome-os-partner:49249 TEST=None. Initial code not sure if it will even compile BRANCH=none Change-Id: I7c58fe7dc0132e8c01163fc049217f07081c658a Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: d746b667e309fd8eec62cf84e4ea4006ab2984f0 Original-Change-Id: Idcb3189a812e75815eb15a61c1de273b5e218875 Original-Signed-off-by: Varadarajan Narayanan <varada@codeaurora.org> Original-Reviewed-on: https://chromium-review.googlesource.com/333305 Original-Commit-Ready: David Hendricks <dhendrix@chromium.org> Original-Tested-by: David Hendricks <dhendrix@chromium.org> Original-Reviewed-by: David Hendricks <dhendrix@chromium.org> Reviewed-on: https://review.coreboot.org/14669 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
This commit is contained in:
parent
ad8c35c8ee
commit
520d5fb427
2 changed files with 14 additions and 0 deletions
|
@ -17,6 +17,10 @@ config CHROMEOS
|
|||
select SEPARATE_VERSTAGE
|
||||
select RETURN_FROM_VERSTAGE
|
||||
|
||||
config IPQ_QFN_PART
|
||||
bool "Is the SoC a BGA part or QFN part"
|
||||
default n
|
||||
|
||||
config MBN_ENCAPSULATION
|
||||
depends on USE_BLOBS
|
||||
bool "bootblock encapsulation for ipq40xx"
|
||||
|
|
|
@ -59,15 +59,25 @@ static const uart_params_t uart_board_param = {
|
|||
.blsp_uart = BLSP1_UART1,
|
||||
.dbg_uart_gpio = {
|
||||
{
|
||||
#if IS_ENABLED(CONFIG_IPQ_QFN_PART)
|
||||
.gpio = 60,
|
||||
.func = 2,
|
||||
#else /* bga */
|
||||
.gpio = 16,
|
||||
.func = 1,
|
||||
#endif
|
||||
.dir = GPIO_INPUT,
|
||||
.pull = GPIO_NO_PULL,
|
||||
.enable = GPIO_ENABLE
|
||||
},
|
||||
{
|
||||
#if IS_ENABLED(CONFIG_IPQ_QFN_PART)
|
||||
.gpio = 61,
|
||||
.func = 2,
|
||||
#else /* bga */
|
||||
.gpio = 17,
|
||||
.func = 1,
|
||||
#endif
|
||||
.dir = GPIO_OUTPUT,
|
||||
.pull = GPIO_NO_PULL,
|
||||
.enable = GPIO_ENABLE
|
||||
|
|
Loading…
Reference in a new issue