[REMOVAL] tyan/s2885
As announced in http://permalink.gmane.org/gmane.linux.bios/81918 I am removing all boards older than 10 years from the tree. Change-Id: Icfdcc5d6043987e22ef9b4db84847d62c91bd305 Signed-off-by: Stefan Reinauer <stefan.reinauer@coreboot.org> Reviewed-on: http://review.coreboot.org/12380 Tested-by: build bot (Jenkins) Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
This commit is contained in:
Stefan Reinauer
parent
c5ab0979f6
commit
52c0180dcc
|
|
@ -1,51 +0,0 @@
|
||||||
if BOARD_TYAN_S2885
|
|
||||||
|
|
||||||
config BOARD_SPECIFIC_OPTIONS # dummy
|
|
||||||
def_bool y
|
|
||||||
select CPU_AMD_SOCKET_940
|
|
||||||
select NORTHBRIDGE_AMD_AMDK8
|
|
||||||
select SOUTHBRIDGE_AMD_AMD8111
|
|
||||||
select SOUTHBRIDGE_AMD_AMD8131
|
|
||||||
select SOUTHBRIDGE_AMD_AMD8151
|
|
||||||
select HT_CHAIN_DISTRIBUTE
|
|
||||||
select SUPERIO_WINBOND_W83627HF
|
|
||||||
select HAVE_OPTION_TABLE
|
|
||||||
select HAVE_PIRQ_TABLE
|
|
||||||
select HAVE_MP_TABLE
|
|
||||||
select BOARD_ROMSIZE_KB_512
|
|
||||||
select SB_HT_CHAIN_UNITID_OFFSET_ONLY
|
|
||||||
select QRANK_DIMM_SUPPORT
|
|
||||||
|
|
||||||
config MAINBOARD_DIR
|
|
||||||
string
|
|
||||||
default tyan/s2885
|
|
||||||
|
|
||||||
config APIC_ID_OFFSET
|
|
||||||
hex
|
|
||||||
default 0x10
|
|
||||||
|
|
||||||
config MAINBOARD_PART_NUMBER
|
|
||||||
string
|
|
||||||
default "S2885"
|
|
||||||
|
|
||||||
config MAX_CPUS
|
|
||||||
int
|
|
||||||
default 4
|
|
||||||
|
|
||||||
config MAX_PHYSICAL_CPUS
|
|
||||||
int
|
|
||||||
default 2
|
|
||||||
|
|
||||||
config HT_CHAIN_UNITID_BASE
|
|
||||||
hex
|
|
||||||
default 0xa
|
|
||||||
|
|
||||||
config HT_CHAIN_END_UNITID_BASE
|
|
||||||
hex
|
|
||||||
default 0x6
|
|
||||||
|
|
||||||
config IRQ_SLOT_COUNT
|
|
||||||
int
|
|
||||||
default 11
|
|
||||||
|
|
||||||
endif # BOARD_TYAN_S2885
|
|
||||||
|
|
@ -1,2 +0,0 @@
|
||||||
config BOARD_TYAN_S2885
|
|
||||||
bool "S2885 (Thunder K8W)"
|
|
||||||
|
|
@ -1,4 +0,0 @@
|
||||||
Board name: Thunder K8W (S2885)
|
|
||||||
Category: desktop
|
|
||||||
Board URL: http://www.tyan.com/archive/products/html/thunderk8w.html
|
|
||||||
Release year: 2003
|
|
||||||
|
|
@ -1,60 +0,0 @@
|
||||||
entries
|
|
||||||
|
|
||||||
0 384 r 0 reserved_memory
|
|
||||||
384 1 e 4 boot_option
|
|
||||||
388 4 r 0 reboot_bits
|
|
||||||
392 3 e 5 baud_rate
|
|
||||||
395 1 e 1 hw_scrubber
|
|
||||||
396 1 e 1 interleave_chip_selects
|
|
||||||
397 2 e 8 max_mem_clock
|
|
||||||
399 1 e 2 multi_core
|
|
||||||
400 1 e 1 power_on_after_fail
|
|
||||||
412 4 e 6 debug_level
|
|
||||||
440 4 e 9 slow_cpu
|
|
||||||
444 1 e 1 nmi
|
|
||||||
445 1 e 1 iommu
|
|
||||||
456 1 e 1 ECC_memory
|
|
||||||
728 256 h 0 user_data
|
|
||||||
984 16 h 0 check_sum
|
|
||||||
# Reserve the extended AMD configuration registers
|
|
||||||
1000 24 r 0 amd_reserved
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
enumerations
|
|
||||||
|
|
||||||
#ID value text
|
|
||||||
1 0 Disable
|
|
||||||
1 1 Enable
|
|
||||||
2 0 Enable
|
|
||||||
2 1 Disable
|
|
||||||
4 0 Fallback
|
|
||||||
4 1 Normal
|
|
||||||
5 0 115200
|
|
||||||
5 1 57600
|
|
||||||
5 2 38400
|
|
||||||
5 3 19200
|
|
||||||
5 4 9600
|
|
||||||
5 5 4800
|
|
||||||
5 6 2400
|
|
||||||
5 7 1200
|
|
||||||
6 6 Notice
|
|
||||||
6 7 Info
|
|
||||||
6 8 Debug
|
|
||||||
6 9 Spew
|
|
||||||
8 0 DDR400
|
|
||||||
8 1 DDR333
|
|
||||||
8 2 DDR266
|
|
||||||
8 3 DDR200
|
|
||||||
9 0 off
|
|
||||||
9 1 87.5%
|
|
||||||
9 2 75.0%
|
|
||||||
9 3 62.5%
|
|
||||||
9 4 50.0%
|
|
||||||
9 5 37.5%
|
|
||||||
9 6 25.0%
|
|
||||||
9 7 12.5%
|
|
||||||
|
|
||||||
checksums
|
|
||||||
|
|
||||||
checksum 392 983 984
|
|
||||||
|
|
@ -1,122 +0,0 @@
|
||||||
chip northbridge/amd/amdk8/root_complex
|
|
||||||
device cpu_cluster 0 on
|
|
||||||
chip cpu/amd/socket_940
|
|
||||||
device lapic 0 on end
|
|
||||||
end
|
|
||||||
end
|
|
||||||
device domain 0 on
|
|
||||||
subsystemid 0x10f1 0x2885 inherit
|
|
||||||
chip northbridge/amd/amdk8
|
|
||||||
device pci 18.0 on # LDT0
|
|
||||||
chip southbridge/amd/amd8151
|
|
||||||
# the on/off keyword is mandatory
|
|
||||||
device pci 0.0 on end
|
|
||||||
device pci 1.0 on end
|
|
||||||
end
|
|
||||||
end
|
|
||||||
device pci 18.0 on end # LDT1
|
|
||||||
device pci 18.0 on # northbridge
|
|
||||||
# devices on link 2, link 2 == LDT 2
|
|
||||||
chip southbridge/amd/amd8131
|
|
||||||
# the on/off keyword is mandatory
|
|
||||||
device pci 0.0 on
|
|
||||||
device pci 9.0 on end # broadcom 5703
|
|
||||||
end
|
|
||||||
device pci 0.1 on end
|
|
||||||
device pci 1.0 on end
|
|
||||||
device pci 1.1 on end
|
|
||||||
end
|
|
||||||
chip southbridge/amd/amd8111
|
|
||||||
# this "device pci 0.0" is the parent the next one
|
|
||||||
# PCI bridge
|
|
||||||
device pci 0.0 on
|
|
||||||
device pci 0.0 on end
|
|
||||||
device pci 0.1 on end
|
|
||||||
device pci 0.2 off end
|
|
||||||
device pci 1.0 off end
|
|
||||||
device pci b.0 on end # SiI 3114
|
|
||||||
end
|
|
||||||
device pci 1.0 on
|
|
||||||
chip superio/winbond/w83627hf
|
|
||||||
device pnp 2e.0 on # Floppy
|
|
||||||
io 0x60 = 0x3f0
|
|
||||||
irq 0x70 = 6
|
|
||||||
drq 0x74 = 2
|
|
||||||
end
|
|
||||||
device pnp 2e.1 off # Parallel Port
|
|
||||||
io 0x60 = 0x378
|
|
||||||
irq 0x70 = 7
|
|
||||||
end
|
|
||||||
device pnp 2e.2 on # Com1
|
|
||||||
io 0x60 = 0x3f8
|
|
||||||
irq 0x70 = 4
|
|
||||||
end
|
|
||||||
device pnp 2e.3 on # Com2
|
|
||||||
io 0x60 = 0x2f8
|
|
||||||
irq 0x70 = 3
|
|
||||||
end
|
|
||||||
device pnp 2e.5 on # Keyboard
|
|
||||||
io 0x60 = 0x60
|
|
||||||
io 0x62 = 0x64
|
|
||||||
irq 0x70 = 1
|
|
||||||
irq 0x72 = 12
|
|
||||||
end
|
|
||||||
device pnp 2e.6 off # CIR
|
|
||||||
io 0x60 = 0x100
|
|
||||||
end
|
|
||||||
device pnp 2e.7 off # GAME_MIDI_GIPO1
|
|
||||||
io 0x60 = 0x220
|
|
||||||
io 0x62 = 0x300
|
|
||||||
irq 0x70 = 9
|
|
||||||
end
|
|
||||||
device pnp 2e.8 off end # GPIO2
|
|
||||||
device pnp 2e.9 off end # GPIO3
|
|
||||||
device pnp 2e.a off end # ACPI
|
|
||||||
device pnp 2e.b on # HW Monitor
|
|
||||||
io 0x60 = 0x290
|
|
||||||
irq 0x70 = 5
|
|
||||||
end
|
|
||||||
end
|
|
||||||
end
|
|
||||||
device pci 1.1 on end
|
|
||||||
device pci 1.2 on end
|
|
||||||
device pci 1.3 on
|
|
||||||
chip drivers/generic/generic #dimm 0-0-0
|
|
||||||
device i2c 50 on end
|
|
||||||
end
|
|
||||||
chip drivers/generic/generic #dimm 0-0-1
|
|
||||||
device i2c 51 on end
|
|
||||||
end
|
|
||||||
chip drivers/generic/generic #dimm 0-1-0
|
|
||||||
device i2c 52 on end
|
|
||||||
end
|
|
||||||
chip drivers/generic/generic #dimm 0-1-1
|
|
||||||
device i2c 53 on end
|
|
||||||
end
|
|
||||||
chip drivers/generic/generic #dimm 1-0-0
|
|
||||||
device i2c 54 on end
|
|
||||||
end
|
|
||||||
chip drivers/generic/generic #dimm 1-0-1
|
|
||||||
device i2c 55 on end
|
|
||||||
end
|
|
||||||
chip drivers/generic/generic #dimm 1-1-0
|
|
||||||
device i2c 56 on end
|
|
||||||
end
|
|
||||||
chip drivers/generic/generic #dimm 1-1-1
|
|
||||||
device i2c 57 on end
|
|
||||||
end
|
|
||||||
end # acpi
|
|
||||||
device pci 1.5 on end
|
|
||||||
device pci 1.6 off end
|
|
||||||
register "ide0_enable" = "1"
|
|
||||||
register "ide1_enable" = "1"
|
|
||||||
end
|
|
||||||
end # device pci 18.0
|
|
||||||
|
|
||||||
device pci 18.1 on end
|
|
||||||
device pci 18.2 on end
|
|
||||||
device pci 18.3 on end
|
|
||||||
end
|
|
||||||
|
|
||||||
end #domain
|
|
||||||
end
|
|
||||||
|
|
@ -1,129 +0,0 @@
|
||||||
#include <console/console.h>
|
|
||||||
#include <device/pci.h>
|
|
||||||
#include <device/pci_ids.h>
|
|
||||||
#include <string.h>
|
|
||||||
#include <stdint.h>
|
|
||||||
#include <cpu/amd/multicore.h>
|
|
||||||
|
|
||||||
#include <cpu/amd/amdk8_sysconf.h>
|
|
||||||
#include <stdlib.h>
|
|
||||||
|
|
||||||
// Global variables for MB layouts and these will be shared by irqtable mptable and acpi_tables
|
|
||||||
//busnum is default
|
|
||||||
unsigned char bus_8131_0 = 1;
|
|
||||||
unsigned char bus_8131_1 = 2;
|
|
||||||
unsigned char bus_8131_2 = 3;
|
|
||||||
unsigned char bus_8111_0 = 1;
|
|
||||||
unsigned char bus_8111_1 = 4;
|
|
||||||
unsigned char bus_8151_0 = 5;
|
|
||||||
unsigned char bus_8151_1 = 6;
|
|
||||||
unsigned apicid_8111;
|
|
||||||
unsigned apicid_8131_1;
|
|
||||||
unsigned apicid_8131_2;
|
|
||||||
|
|
||||||
unsigned pci1234x[] = { //Here you only need to set value in pci1234 for HT-IO that could be installed or not
|
|
||||||
//You may need to preset pci1234 for HTIO board, please refer to src/northbridge/amd/amdk8/get_sblk_pci1234.c for detail
|
|
||||||
0x0000ff0,
|
|
||||||
0x0000ff0,
|
|
||||||
// 0x0000ff0,
|
|
||||||
// 0x0000ff0,
|
|
||||||
// 0x0000ff0,
|
|
||||||
// 0x0000ff0,
|
|
||||||
// 0x0000ff0,
|
|
||||||
// 0x0000ff0
|
|
||||||
};
|
|
||||||
|
|
||||||
unsigned hcdnx[] = { //HT Chain device num, actually it is unit id base of every ht device in chain, assume every chain only have 4 ht device at most
|
|
||||||
0x20202020,
|
|
||||||
0x20202020,
|
|
||||||
// 0x20202020,
|
|
||||||
// 0x20202020,
|
|
||||||
// 0x20202020,
|
|
||||||
// 0x20202020,
|
|
||||||
// 0x20202020,
|
|
||||||
// 0x20202020,
|
|
||||||
};
|
|
||||||
|
|
||||||
unsigned sbdn3;
|
|
||||||
unsigned sbdn5;
|
|
||||||
|
|
||||||
static unsigned get_bus_conf_done = 0;
|
|
||||||
|
|
||||||
void get_bus_conf(void)
|
|
||||||
{
|
|
||||||
|
|
||||||
unsigned apicid_base;
|
|
||||||
|
|
||||||
device_t dev;
|
|
||||||
int i;
|
|
||||||
|
|
||||||
if (get_bus_conf_done == 1)
|
|
||||||
return; //do it only once
|
|
||||||
|
|
||||||
get_bus_conf_done = 1;
|
|
||||||
|
|
||||||
sysconf.hc_possible_num = ARRAY_SIZE(pci1234x);
|
|
||||||
for (i = 0; i < sysconf.hc_possible_num; i++) {
|
|
||||||
sysconf.pci1234[i] = pci1234x[i];
|
|
||||||
sysconf.hcdn[i] = hcdnx[i];
|
|
||||||
}
|
|
||||||
|
|
||||||
get_sblk_pci1234();
|
|
||||||
|
|
||||||
sysconf.sbdn = (sysconf.hcdn[0] >> 8) & 0xff;
|
|
||||||
sbdn3 = sysconf.hcdn[0] & 0xff;
|
|
||||||
sbdn5 = sysconf.hcdn[1] & 0xff;
|
|
||||||
|
|
||||||
bus_8131_0 = (sysconf.pci1234[0] >> 16) & 0xff;
|
|
||||||
bus_8111_0 = bus_8131_0;
|
|
||||||
|
|
||||||
/* 8111 */
|
|
||||||
dev = dev_find_slot(bus_8111_0, PCI_DEVFN(sysconf.sbdn, 0));
|
|
||||||
if (dev) {
|
|
||||||
bus_8111_1 = pci_read_config8(dev, PCI_SECONDARY_BUS);
|
|
||||||
} else {
|
|
||||||
printk(BIOS_DEBUG,
|
|
||||||
"ERROR - could not find PCI %02x:03.0, using defaults\n",
|
|
||||||
bus_8111_0);
|
|
||||||
}
|
|
||||||
|
|
||||||
/* 8131-1 */
|
|
||||||
dev = dev_find_slot(bus_8131_0, PCI_DEVFN(sbdn3, 0));
|
|
||||||
if (dev) {
|
|
||||||
bus_8131_1 = pci_read_config8(dev, PCI_SECONDARY_BUS);
|
|
||||||
} else {
|
|
||||||
printk(BIOS_DEBUG,
|
|
||||||
"ERROR - could not find PCI %02x:01.0, using defaults\n",
|
|
||||||
bus_8131_0);
|
|
||||||
}
|
|
||||||
|
|
||||||
/* 8132-2 */
|
|
||||||
dev = dev_find_slot(bus_8131_0, PCI_DEVFN(sbdn3 + 1, 0));
|
|
||||||
if (dev) {
|
|
||||||
bus_8131_2 = pci_read_config8(dev, PCI_SECONDARY_BUS);
|
|
||||||
} else {
|
|
||||||
printk(BIOS_DEBUG,
|
|
||||||
"ERROR - could not find PCI %02x:02.0, using defaults\n",
|
|
||||||
bus_8131_0);
|
|
||||||
}
|
|
||||||
|
|
||||||
/* HT chain 1 */
|
|
||||||
// it is on node0, so it must be there
|
|
||||||
bus_8151_0 = (sysconf.pci1234[1] >> 16) & 0xff;
|
|
||||||
/* 8151 */
|
|
||||||
dev = dev_find_slot(bus_8151_0, PCI_DEVFN(sbdn5 + 1, 0));
|
|
||||||
|
|
||||||
if (dev) {
|
|
||||||
bus_8151_1 = pci_read_config8(dev, PCI_SECONDARY_BUS);
|
|
||||||
// printk(BIOS_DEBUG, "bus_8151_1=%d\n",bus_8151_1);
|
|
||||||
}
|
|
||||||
|
|
||||||
/*I/O APICs: APIC ID Version State Address*/
|
|
||||||
if (IS_ENABLED(CONFIG_LOGICAL_CPUS))
|
|
||||||
apicid_base = get_apicid_base(3);
|
|
||||||
else
|
|
||||||
apicid_base = CONFIG_MAX_PHYSICAL_CPUS;
|
|
||||||
apicid_8111 = apicid_base + 0;
|
|
||||||
apicid_8131_1 = apicid_base + 1;
|
|
||||||
apicid_8131_2 = apicid_base + 2;
|
|
||||||
}
|
|
||||||
|
|
@ -1,106 +0,0 @@
|
||||||
#include <console/console.h>
|
|
||||||
#include <device/pci.h>
|
|
||||||
#include <string.h>
|
|
||||||
#include <stdint.h>
|
|
||||||
#include <arch/pirq_routing.h>
|
|
||||||
|
|
||||||
#include <cpu/amd/amdk8_sysconf.h>
|
|
||||||
|
|
||||||
static void write_pirq_info(struct irq_info *pirq_info, uint8_t bus, uint8_t devfn, uint8_t link0, uint16_t bitmap0,
|
|
||||||
uint8_t link1, uint16_t bitmap1, uint8_t link2, uint16_t bitmap2,uint8_t link3, uint16_t bitmap3,
|
|
||||||
uint8_t slot, uint8_t rfu)
|
|
||||||
{
|
|
||||||
pirq_info->bus = bus;
|
|
||||||
pirq_info->devfn = devfn;
|
|
||||||
pirq_info->irq[0].link = link0;
|
|
||||||
pirq_info->irq[0].bitmap = bitmap0;
|
|
||||||
pirq_info->irq[1].link = link1;
|
|
||||||
pirq_info->irq[1].bitmap = bitmap1;
|
|
||||||
pirq_info->irq[2].link = link2;
|
|
||||||
pirq_info->irq[2].bitmap = bitmap2;
|
|
||||||
pirq_info->irq[3].link = link3;
|
|
||||||
pirq_info->irq[3].bitmap = bitmap3;
|
|
||||||
pirq_info->slot = slot;
|
|
||||||
pirq_info->rfu = rfu;
|
|
||||||
}
|
|
||||||
|
|
||||||
extern unsigned char bus_8131_0;
|
|
||||||
extern unsigned char bus_8131_1;
|
|
||||||
extern unsigned char bus_8131_2;
|
|
||||||
extern unsigned char bus_8111_0;
|
|
||||||
extern unsigned char bus_8111_1;
|
|
||||||
extern unsigned char bus_8151_0;
|
|
||||||
extern unsigned char bus_8151_1;
|
|
||||||
|
|
||||||
extern unsigned sbdn3;
|
|
||||||
extern unsigned sbdn5;
|
|
||||||
|
|
||||||
|
|
||||||
|
|
||||||
unsigned long write_pirq_routing_table(unsigned long addr)
|
|
||||||
{
|
|
||||||
|
|
||||||
struct irq_routing_table *pirq;
|
|
||||||
struct irq_info *pirq_info;
|
|
||||||
unsigned slot_num;
|
|
||||||
uint8_t *v;
|
|
||||||
|
|
||||||
uint8_t sum=0;
|
|
||||||
int i;
|
|
||||||
|
|
||||||
get_bus_conf(); // it will find out all bus num and apic that share with mptable.c and mptable.c and acpi_tables.c
|
|
||||||
|
|
||||||
/* Align the table to be 16 byte aligned. */
|
|
||||||
addr += 15;
|
|
||||||
addr &= ~15;
|
|
||||||
|
|
||||||
/* This table must be between 0xf0000 & 0x100000 */
|
|
||||||
printk(BIOS_INFO, "Writing IRQ routing tables to 0x%lx...", addr);
|
|
||||||
|
|
||||||
pirq = (void *)(addr);
|
|
||||||
v = (uint8_t *)(addr);
|
|
||||||
|
|
||||||
pirq->signature = PIRQ_SIGNATURE;
|
|
||||||
pirq->version = PIRQ_VERSION;
|
|
||||||
|
|
||||||
pirq->rtr_bus = bus_8111_0;
|
|
||||||
pirq->rtr_devfn = ((sysconf.sbdn+1)<<3)|0;
|
|
||||||
|
|
||||||
pirq->exclusive_irqs = 0;
|
|
||||||
|
|
||||||
pirq->rtr_vendor = 0x1022;
|
|
||||||
pirq->rtr_device = 0x746b;
|
|
||||||
|
|
||||||
pirq->miniport_data = 0;
|
|
||||||
|
|
||||||
memset(pirq->rfu, 0, sizeof(pirq->rfu));
|
|
||||||
|
|
||||||
pirq_info = (void *) ( &pirq->checksum + 1);
|
|
||||||
slot_num = 0;
|
|
||||||
//pci bridge
|
|
||||||
write_pirq_info(pirq_info, bus_8111_0, ((sysconf.sbdn+1)<<3)|0, 0x1, 0xdef8, 0x2, 0xdef8, 0x3, 0xdef8, 0x4, 0xdef8, 0, 0);
|
|
||||||
pirq_info++; slot_num++;
|
|
||||||
//pcix bridge
|
|
||||||
// write_pirq_info(pirq_info, bus_8131_0, (sbdn3<<3)|0, 0x1, 0xdef8, 0x2, 0xdef8, 0x3, 0xdef8, 0x4, 0xdef8, 0, 0);
|
|
||||||
// pirq_info++; slot_num++;
|
|
||||||
//agp bridge
|
|
||||||
write_pirq_info(pirq_info, bus_8151_0, (sbdn5<<3)|0, 0x1, 0xdef8, 0x2, 0xdef8, 0x3, 0xdef8, 0x4, 0xdef8, 0, 0);
|
|
||||||
|
|
||||||
pirq_info++; slot_num++;
|
|
||||||
|
|
||||||
pirq->size = 32 + 16 * slot_num;
|
|
||||||
|
|
||||||
for (i = 0; i < pirq->size; i++)
|
|
||||||
sum += v[i];
|
|
||||||
|
|
||||||
sum = pirq->checksum - sum;
|
|
||||||
|
|
||||||
if (sum != pirq->checksum) {
|
|
||||||
pirq->checksum = sum;
|
|
||||||
}
|
|
||||||
|
|
||||||
printk(BIOS_INFO, "done.\n");
|
|
||||||
|
|
||||||
return (unsigned long) pirq_info;
|
|
||||||
|
|
||||||
}
|
|
||||||
|
|
@ -1,123 +0,0 @@
|
||||||
#include <console/console.h>
|
|
||||||
#include <arch/smp/mpspec.h>
|
|
||||||
#include <arch/ioapic.h>
|
|
||||||
#include <device/pci.h>
|
|
||||||
#include <string.h>
|
|
||||||
#include <stdint.h>
|
|
||||||
#include <cpu/amd/amdk8_sysconf.h>
|
|
||||||
|
|
||||||
extern unsigned char bus_8131_0;
|
|
||||||
extern unsigned char bus_8131_1;
|
|
||||||
extern unsigned char bus_8131_2;
|
|
||||||
extern unsigned char bus_8111_0;
|
|
||||||
extern unsigned char bus_8111_1;
|
|
||||||
extern unsigned char bus_8151_0;
|
|
||||||
extern unsigned char bus_8151_1;
|
|
||||||
extern unsigned apicid_8111;
|
|
||||||
extern unsigned apicid_8131_1;
|
|
||||||
extern unsigned apicid_8131_2;
|
|
||||||
|
|
||||||
extern unsigned sbdn3;
|
|
||||||
extern unsigned sbdn5;
|
|
||||||
|
|
||||||
static void *smp_write_config_table(void *v)
|
|
||||||
{
|
|
||||||
struct mp_config_table *mc;
|
|
||||||
int i, bus_isa;
|
|
||||||
|
|
||||||
mc = (void *)(((char *)v) + SMP_FLOATING_TABLE_LEN);
|
|
||||||
|
|
||||||
mptable_init(mc, LOCAL_APIC_ADDR);
|
|
||||||
|
|
||||||
smp_write_processors(mc);
|
|
||||||
|
|
||||||
get_bus_conf();
|
|
||||||
|
|
||||||
mptable_write_buses(mc, NULL, &bus_isa);
|
|
||||||
|
|
||||||
/*I/O APICs: APIC ID Version State Address*/
|
|
||||||
smp_write_ioapic(mc, apicid_8111, 0x11, VIO_APIC_VADDR); //8111
|
|
||||||
{
|
|
||||||
device_t dev;
|
|
||||||
struct resource *res;
|
|
||||||
dev = dev_find_slot(bus_8131_0, PCI_DEVFN(sbdn3,1));
|
|
||||||
if (dev) {
|
|
||||||
res = find_resource(dev, PCI_BASE_ADDRESS_0);
|
|
||||||
if (res) {
|
|
||||||
smp_write_ioapic(mc, apicid_8131_1, 0x11,
|
|
||||||
res2mmio(res, 0, 0));
|
|
||||||
}
|
|
||||||
}
|
|
||||||
dev = dev_find_slot(bus_8131_0, PCI_DEVFN(sbdn3+1,1));
|
|
||||||
if (dev) {
|
|
||||||
res = find_resource(dev, PCI_BASE_ADDRESS_0);
|
|
||||||
if (res) {
|
|
||||||
smp_write_ioapic(mc, apicid_8131_2, 0x11,
|
|
||||||
res2mmio(res, 0, 0));
|
|
||||||
}
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
mptable_add_isa_interrupts(mc, bus_isa, apicid_8111, 0);
|
|
||||||
|
|
||||||
/*I/O Ints: Type Polarity Trigger Bus ID IRQ APIC ID PIN# */
|
|
||||||
//??? What
|
|
||||||
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_0, ((sysconf.sbdn+1)<<2)|3, apicid_8111, 0x13);
|
|
||||||
//Onboard AMD AC97 Audio
|
|
||||||
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_0, ((sysconf.sbdn+1)<<2)|1, apicid_8111, 0x11);
|
|
||||||
// Onboard AMD USB
|
|
||||||
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0<<2)|3, apicid_8111, 0x13);
|
|
||||||
|
|
||||||
// AGP Display Adapter
|
|
||||||
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8151_1, 0x0, apicid_8111, 0x10);
|
|
||||||
|
|
||||||
//Onboard Serial ATA
|
|
||||||
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x0b<<2)|0, apicid_8111, 0x11);
|
|
||||||
//Onboard Firewire
|
|
||||||
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x0c<<2)|0, apicid_8111, 0x13);
|
|
||||||
//Onboard Broadcom NIC
|
|
||||||
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8131_1, (9<<2)|0, apicid_8131_1, 0x0);
|
|
||||||
|
|
||||||
//Slot 5 PCI 32
|
|
||||||
for(i=0;i<4;i++) {
|
|
||||||
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8111_1, (0x0a<<2)|i, apicid_8111, 0x10 + (0+i)%4); //16
|
|
||||||
}
|
|
||||||
|
|
||||||
|
|
||||||
//Slot 3 PCIX 100/66
|
|
||||||
for(i=0;i<4;i++) {
|
|
||||||
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8131_1, (8<<2)|i, apicid_8131_1, (3+i)%4); //27
|
|
||||||
}
|
|
||||||
|
|
||||||
|
|
||||||
//Slot 4 PCIX 100/66
|
|
||||||
for(i=0;i<4;i++) {
|
|
||||||
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8131_1, (7<<2)|i, apicid_8131_1, (2+i)%4); //26
|
|
||||||
}
|
|
||||||
|
|
||||||
|
|
||||||
//Slot 1 PCI-X 133/100/66
|
|
||||||
for(i=0;i<4;i++) {
|
|
||||||
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8131_2, (3<<2)|i, apicid_8131_2, (0+i)%4); //28
|
|
||||||
}
|
|
||||||
|
|
||||||
|
|
||||||
//Slot 2 PCI-X 133/100/66
|
|
||||||
for(i=0;i<4;i++) {
|
|
||||||
smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, bus_8131_2, (6<<2)|i, apicid_8131_2, (1+i)%4); //29
|
|
||||||
}
|
|
||||||
|
|
||||||
/*Local Ints: Type Polarity Trigger Bus ID IRQ APIC ID PIN#*/
|
|
||||||
mptable_lintsrc(mc, bus_isa);
|
|
||||||
/* There is no extension information... */
|
|
||||||
|
|
||||||
/* Compute the checksums */
|
|
||||||
return mptable_finalize(mc);
|
|
||||||
}
|
|
||||||
|
|
||||||
unsigned long write_smp_table(unsigned long addr)
|
|
||||||
{
|
|
||||||
void *v;
|
|
||||||
v = smp_write_floating_table(addr, 0);
|
|
||||||
return (unsigned long)smp_write_config_table(v);
|
|
||||||
}
|
|
||||||
|
|
@ -1,264 +0,0 @@
|
||||||
/*
|
|
||||||
* Tyan S2885 needs a different resource map
|
|
||||||
*
|
|
||||||
*/
|
|
||||||
|
|
||||||
static void setup_s2885_resource_map(void)
|
|
||||||
{
|
|
||||||
static const unsigned int register_values[] = {
|
|
||||||
/* Careful set limit registers before base registers which contain the enables */
|
|
||||||
/* DRAM Limit i Registers
|
|
||||||
* F1:0x44 i = 0
|
|
||||||
* F1:0x4C i = 1
|
|
||||||
* F1:0x54 i = 2
|
|
||||||
* F1:0x5C i = 3
|
|
||||||
* F1:0x64 i = 4
|
|
||||||
* F1:0x6C i = 5
|
|
||||||
* F1:0x74 i = 6
|
|
||||||
* F1:0x7C i = 7
|
|
||||||
* [ 2: 0] Destination Node ID
|
|
||||||
* 000 = Node 0
|
|
||||||
* 001 = Node 1
|
|
||||||
* 010 = Node 2
|
|
||||||
* 011 = Node 3
|
|
||||||
* 100 = Node 4
|
|
||||||
* 101 = Node 5
|
|
||||||
* 110 = Node 6
|
|
||||||
* 111 = Node 7
|
|
||||||
* [ 7: 3] Reserved
|
|
||||||
* [10: 8] Interleave select
|
|
||||||
* specifies the values of A[14:12] to use with interleave enable.
|
|
||||||
* [15:11] Reserved
|
|
||||||
* [31:16] DRAM Limit Address i Bits 39-24
|
|
||||||
* This field defines the upper address bits of a 40 bit address
|
|
||||||
* that define the end of the DRAM region.
|
|
||||||
*/
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0x44), 0x0000f8f8, 0x00000000,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0x4C), 0x0000f8f8, 0x00000001,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0x54), 0x0000f8f8, 0x00000002,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0x5C), 0x0000f8f8, 0x00000003,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0x64), 0x0000f8f8, 0x00000004,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0x6C), 0x0000f8f8, 0x00000005,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0x74), 0x0000f8f8, 0x00000006,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0x7C), 0x0000f8f8, 0x00000007,
|
|
||||||
/* DRAM Base i Registers
|
|
||||||
* F1:0x40 i = 0
|
|
||||||
* F1:0x48 i = 1
|
|
||||||
* F1:0x50 i = 2
|
|
||||||
* F1:0x58 i = 3
|
|
||||||
* F1:0x60 i = 4
|
|
||||||
* F1:0x68 i = 5
|
|
||||||
* F1:0x70 i = 6
|
|
||||||
* F1:0x78 i = 7
|
|
||||||
* [ 0: 0] Read Enable
|
|
||||||
* 0 = Reads Disabled
|
|
||||||
* 1 = Reads Enabled
|
|
||||||
* [ 1: 1] Write Enable
|
|
||||||
* 0 = Writes Disabled
|
|
||||||
* 1 = Writes Enabled
|
|
||||||
* [ 7: 2] Reserved
|
|
||||||
* [10: 8] Interleave Enable
|
|
||||||
* 000 = No interleave
|
|
||||||
* 001 = Interleave on A[12] (2 nodes)
|
|
||||||
* 010 = reserved
|
|
||||||
* 011 = Interleave on A[12] and A[14] (4 nodes)
|
|
||||||
* 100 = reserved
|
|
||||||
* 101 = reserved
|
|
||||||
* 110 = reserved
|
|
||||||
* 111 = Interleve on A[12] and A[13] and A[14] (8 nodes)
|
|
||||||
* [15:11] Reserved
|
|
||||||
* [13:16] DRAM Base Address i Bits 39-24
|
|
||||||
* This field defines the upper address bits of a 40-bit address
|
|
||||||
* that define the start of the DRAM region.
|
|
||||||
*/
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0x40), 0x0000f8fc, 0x00000000,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0x48), 0x0000f8fc, 0x00000000,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0x50), 0x0000f8fc, 0x00000000,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0x58), 0x0000f8fc, 0x00000000,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0x60), 0x0000f8fc, 0x00000000,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0x68), 0x0000f8fc, 0x00000000,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0x70), 0x0000f8fc, 0x00000000,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0x78), 0x0000f8fc, 0x00000000,
|
|
||||||
|
|
||||||
/* Memory-Mapped I/O Limit i Registers
|
|
||||||
* F1:0x84 i = 0
|
|
||||||
* F1:0x8C i = 1
|
|
||||||
* F1:0x94 i = 2
|
|
||||||
* F1:0x9C i = 3
|
|
||||||
* F1:0xA4 i = 4
|
|
||||||
* F1:0xAC i = 5
|
|
||||||
* F1:0xB4 i = 6
|
|
||||||
* F1:0xBC i = 7
|
|
||||||
* [ 2: 0] Destination Node ID
|
|
||||||
* 000 = Node 0
|
|
||||||
* 001 = Node 1
|
|
||||||
* 010 = Node 2
|
|
||||||
* 011 = Node 3
|
|
||||||
* 100 = Node 4
|
|
||||||
* 101 = Node 5
|
|
||||||
* 110 = Node 6
|
|
||||||
* 111 = Node 7
|
|
||||||
* [ 3: 3] Reserved
|
|
||||||
* [ 5: 4] Destination Link ID
|
|
||||||
* 00 = Link 0
|
|
||||||
* 01 = Link 1
|
|
||||||
* 10 = Link 2
|
|
||||||
* 11 = Reserved
|
|
||||||
* [ 6: 6] Reserved
|
|
||||||
* [ 7: 7] Non-Posted
|
|
||||||
* 0 = CPU writes may be posted
|
|
||||||
* 1 = CPU writes must be non-posted
|
|
||||||
* [31: 8] Memory-Mapped I/O Limit Address i (39-16)
|
|
||||||
* This field defines the upp adddress bits of a 40-bit address that
|
|
||||||
* defines the end of a memory-mapped I/O region n
|
|
||||||
*/
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0x84), 0x00000048, 0x00000000,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0x8C), 0x00000048, 0x00000000,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0x94), 0x00000048, 0x00000000,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0x9C), 0x00000048, 0x00000000,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0xA4), 0x00000048, 0x00000000,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0xAC), 0x00000048, 0x00000000,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0xB4), 0x00000048, 0x00000000,
|
|
||||||
// PCI_ADDR(0, 0x18, 1, 0xBC), 0x00000048, 0x00ffff20,
|
|
||||||
|
|
||||||
/* Memory-Mapped I/O Base i Registers
|
|
||||||
* F1:0x80 i = 0
|
|
||||||
* F1:0x88 i = 1
|
|
||||||
* F1:0x90 i = 2
|
|
||||||
* F1:0x98 i = 3
|
|
||||||
* F1:0xA0 i = 4
|
|
||||||
* F1:0xA8 i = 5
|
|
||||||
* F1:0xB0 i = 6
|
|
||||||
* F1:0xB8 i = 7
|
|
||||||
* [ 0: 0] Read Enable
|
|
||||||
* 0 = Reads disabled
|
|
||||||
* 1 = Reads Enabled
|
|
||||||
* [ 1: 1] Write Enable
|
|
||||||
* 0 = Writes disabled
|
|
||||||
* 1 = Writes Enabled
|
|
||||||
* [ 2: 2] Cpu Disable
|
|
||||||
* 0 = Cpu can use this I/O range
|
|
||||||
* 1 = Cpu requests do not use this I/O range
|
|
||||||
* [ 3: 3] Lock
|
|
||||||
* 0 = base/limit registers i are read/write
|
|
||||||
* 1 = base/limit registers i are read-only
|
|
||||||
* [ 7: 4] Reserved
|
|
||||||
* [31: 8] Memory-Mapped I/O Base Address i (39-16)
|
|
||||||
* This field defines the upper address bits of a 40bit address
|
|
||||||
* that defines the start of memory-mapped I/O region i
|
|
||||||
*/
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0x80), 0x000000f0, 0x00000000,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0x88), 0x000000f0, 0x00000000,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0x90), 0x000000f0, 0x00000000,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0x98), 0x000000f0, 0x00000000,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0xA0), 0x000000f0, 0x00000000,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0xA8), 0x000000f0, 0x00000000,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0xB0), 0x000000f0, 0x00000000,
|
|
||||||
// PCI_ADDR(0, 0x18, 1, 0xB8), 0x000000f0, 0x00fc0003,
|
|
||||||
|
|
||||||
/* PCI I/O Limit i Registers
|
|
||||||
* F1:0xC4 i = 0
|
|
||||||
* F1:0xCC i = 1
|
|
||||||
* F1:0xD4 i = 2
|
|
||||||
* F1:0xDC i = 3
|
|
||||||
* [ 2: 0] Destination Node ID
|
|
||||||
* 000 = Node 0
|
|
||||||
* 001 = Node 1
|
|
||||||
* 010 = Node 2
|
|
||||||
* 011 = Node 3
|
|
||||||
* 100 = Node 4
|
|
||||||
* 101 = Node 5
|
|
||||||
* 110 = Node 6
|
|
||||||
* 111 = Node 7
|
|
||||||
* [ 3: 3] Reserved
|
|
||||||
* [ 5: 4] Destination Link ID
|
|
||||||
* 00 = Link 0
|
|
||||||
* 01 = Link 1
|
|
||||||
* 10 = Link 2
|
|
||||||
* 11 = reserved
|
|
||||||
* [11: 6] Reserved
|
|
||||||
* [24:12] PCI I/O Limit Address i
|
|
||||||
* This field defines the end of PCI I/O region n
|
|
||||||
* [31:25] Reserved
|
|
||||||
*/
|
|
||||||
// PCI_ADDR(0, 0x18, 1, 0xC4), 0xFE000FC8, 0x01fff020,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0xCC), 0xFE000FC8, 0x00000000,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0xD4), 0xFE000FC8, 0x00000000,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0xDC), 0xFE000FC8, 0x00000000,
|
|
||||||
|
|
||||||
/* PCI I/O Base i Registers
|
|
||||||
* F1:0xC0 i = 0
|
|
||||||
* F1:0xC8 i = 1
|
|
||||||
* F1:0xD0 i = 2
|
|
||||||
* F1:0xD8 i = 3
|
|
||||||
* [ 0: 0] Read Enable
|
|
||||||
* 0 = Reads Disabled
|
|
||||||
* 1 = Reads Enabled
|
|
||||||
* [ 1: 1] Write Enable
|
|
||||||
* 0 = Writes Disabled
|
|
||||||
* 1 = Writes Enabled
|
|
||||||
* [ 3: 2] Reserved
|
|
||||||
* [ 4: 4] VGA Enable
|
|
||||||
* 0 = VGA matches Disabled
|
|
||||||
* 1 = matches all address < 64K and where A[9:0] is in the
|
|
||||||
* range 3B0-3BB or 3C0-3DF independen of the base & limit registers
|
|
||||||
* [ 5: 5] ISA Enable
|
|
||||||
* 0 = ISA matches Disabled
|
|
||||||
* 1 = Blocks address < 64K and in the last 768 bytes of eack 1K block
|
|
||||||
* from matching agains this base/limit pair
|
|
||||||
* [11: 6] Reserved
|
|
||||||
* [24:12] PCI I/O Base i
|
|
||||||
* This field defines the start of PCI I/O region n
|
|
||||||
* [31:25] Reserved
|
|
||||||
*/
|
|
||||||
// PCI_ADDR(0, 0x18, 1, 0xC0), 0xFE000FCC, 0x00000003,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0xC8), 0xFE000FCC, 0x00000000,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0xD0), 0xFE000FCC, 0x00000000,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0xD8), 0xFE000FCC, 0x00000000,
|
|
||||||
|
|
||||||
/* Config Base and Limit i Registers
|
|
||||||
* F1:0xE0 i = 0
|
|
||||||
* F1:0xE4 i = 1
|
|
||||||
* F1:0xE8 i = 2
|
|
||||||
* F1:0xEC i = 3
|
|
||||||
* [ 0: 0] Read Enable
|
|
||||||
* 0 = Reads Disabled
|
|
||||||
* 1 = Reads Enabled
|
|
||||||
* [ 1: 1] Write Enable
|
|
||||||
* 0 = Writes Disabled
|
|
||||||
* 1 = Writes Enabled
|
|
||||||
* [ 2: 2] Device Number Compare Enable
|
|
||||||
* 0 = The ranges are based on bus number
|
|
||||||
* 1 = The ranges are ranges of devices on bus 0
|
|
||||||
* [ 3: 3] Reserved
|
|
||||||
* [ 6: 4] Destination Node
|
|
||||||
* 000 = Node 0
|
|
||||||
* 001 = Node 1
|
|
||||||
* 010 = Node 2
|
|
||||||
* 011 = Node 3
|
|
||||||
* 100 = Node 4
|
|
||||||
* 101 = Node 5
|
|
||||||
* 110 = Node 6
|
|
||||||
* 111 = Node 7
|
|
||||||
* [ 7: 7] Reserved
|
|
||||||
* [ 9: 8] Destination Link
|
|
||||||
* 00 = Link 0
|
|
||||||
* 01 = Link 1
|
|
||||||
* 10 = Link 2
|
|
||||||
* 11 - Reserved
|
|
||||||
* [15:10] Reserved
|
|
||||||
* [23:16] Bus Number Base i
|
|
||||||
* This field defines the lowest bus number in configuration region i
|
|
||||||
* [31:24] Bus Number Limit i
|
|
||||||
* This field defines the highest bus number in configuration regin i
|
|
||||||
*/
|
|
||||||
// PCI_ADDR(0, 0x18, 1, 0xE0), 0x0000FC88, 0x06000203, // AMD 8111 on link2 of CPU 0
|
|
||||||
// PCI_ADDR(0, 0x18, 1, 0xE4), 0x0000FC88, 0x08070003, // AMD 8151 on link0 of CPU 0
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0xE8), 0x0000FC88, 0x00000000,
|
|
||||||
PCI_ADDR(0, 0x18, 1, 0xEC), 0x0000FC88, 0x00000000,
|
|
||||||
};
|
|
||||||
|
|
||||||
int max;
|
|
||||||
max = ARRAY_SIZE(register_values);
|
|
||||||
setup_resource_map(register_values, max);
|
|
||||||
}
|
|
||||||
|
|
@ -1,121 +0,0 @@
|
||||||
#include <stdint.h>
|
|
||||||
#include <string.h>
|
|
||||||
#include <device/pci_def.h>
|
|
||||||
#include <arch/io.h>
|
|
||||||
#include <device/pnp_def.h>
|
|
||||||
#include <pc80/mc146818rtc.h>
|
|
||||||
#include <console/console.h>
|
|
||||||
#include <lib.h>
|
|
||||||
#include <spd.h>
|
|
||||||
#include <cpu/amd/model_fxx_rev.h>
|
|
||||||
#include "northbridge/amd/amdk8/incoherent_ht.c"
|
|
||||||
#include "southbridge/amd/amd8111/early_smbus.c"
|
|
||||||
#include <northbridge/amd/amdk8/raminit.h>
|
|
||||||
#include <delay.h>
|
|
||||||
#include "northbridge/amd/amdk8/reset_test.c"
|
|
||||||
#include "northbridge/amd/amdk8/debug.c"
|
|
||||||
#include <superio/winbond/common/winbond.h>
|
|
||||||
#include <superio/winbond/w83627hf/w83627hf.h>
|
|
||||||
#include <cpu/x86/bist.h>
|
|
||||||
#include "northbridge/amd/amdk8/setup_resource_map.c"
|
|
||||||
#include "southbridge/amd/amd8111/early_ctrl.c"
|
|
||||||
|
|
||||||
#define SERIAL_DEV PNP_DEV(0x2e, W83627HF_SP1)
|
|
||||||
|
|
||||||
static void memreset_setup(void)
|
|
||||||
{
|
|
||||||
if (is_cpu_pre_c0())
|
|
||||||
outb((1<<2)|(0<<0), SMBUS_IO_BASE + 0xc0 + 16); //REVC_MEMRST_EN=0
|
|
||||||
else
|
|
||||||
outb((1<<2)|(1<<0), SMBUS_IO_BASE + 0xc0 + 16); //REVC_MEMRST_EN=1
|
|
||||||
outb((1<<2)|(0<<0), SMBUS_IO_BASE + 0xc0 + 17);
|
|
||||||
}
|
|
||||||
|
|
||||||
static void memreset(int controllers, const struct mem_controller *ctrl)
|
|
||||||
{
|
|
||||||
if (is_cpu_pre_c0()) {
|
|
||||||
udelay(800);
|
|
||||||
outb((1<<2)|(1<<0), SMBUS_IO_BASE + 0xc0 + 17); //REVB_MEMRST_L=1
|
|
||||||
udelay(90);
|
|
||||||
}
|
|
||||||
}
|
|
||||||
|
|
||||||
static void activate_spd_rom(const struct mem_controller *ctrl) { }
|
|
||||||
|
|
||||||
static inline int spd_read_byte(unsigned device, unsigned address)
|
|
||||||
{
|
|
||||||
return smbus_read_byte(device, address);
|
|
||||||
}
|
|
||||||
|
|
||||||
#include "northbridge/amd/amdk8/raminit.c"
|
|
||||||
#include "northbridge/amd/amdk8/coherent_ht.c"
|
|
||||||
#include "lib/generic_sdram.c"
|
|
||||||
#include "resourcemap.c"
|
|
||||||
#include "cpu/amd/dualcore/dualcore.c"
|
|
||||||
#include "cpu/amd/model_fxx/init_cpus.c"
|
|
||||||
|
|
||||||
void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
|
|
||||||
{
|
|
||||||
static const uint16_t spd_addr [] = {
|
|
||||||
DIMM0, DIMM2, 0, 0,
|
|
||||||
DIMM1, DIMM3, 0, 0,
|
|
||||||
#if CONFIG_MAX_PHYSICAL_CPUS > 1
|
|
||||||
DIMM4, DIMM6, 0, 0,
|
|
||||||
DIMM5, DIMM7, 0, 0,
|
|
||||||
#endif
|
|
||||||
};
|
|
||||||
|
|
||||||
int needs_reset;
|
|
||||||
unsigned bsp_apicid = 0, nodes;
|
|
||||||
struct mem_controller ctrl[8];
|
|
||||||
|
|
||||||
if (bist == 0)
|
|
||||||
bsp_apicid = init_cpus(cpu_init_detectedx);
|
|
||||||
|
|
||||||
winbond_enable_serial(SERIAL_DEV, CONFIG_TTYS0_BASE);
|
|
||||||
console_init();
|
|
||||||
|
|
||||||
// dump_mem(CONFIG_DCACHE_RAM_BASE+CONFIG_DCACHE_RAM_SIZE-0x200, CONFIG_DCACHE_RAM_BASE+CONFIG_DCACHE_RAM_SIZE);
|
|
||||||
|
|
||||||
/* Halt if there was a built in self test failure */
|
|
||||||
report_bist_failure(bist);
|
|
||||||
|
|
||||||
setup_s2885_resource_map();
|
|
||||||
#if 0
|
|
||||||
dump_pci_device(PCI_DEV(0, 0x18, 0));
|
|
||||||
dump_pci_device(PCI_DEV(0, 0x19, 0));
|
|
||||||
#endif
|
|
||||||
|
|
||||||
needs_reset = setup_coherent_ht_domain();
|
|
||||||
|
|
||||||
wait_all_core0_started();
|
|
||||||
#if CONFIG_LOGICAL_CPUS
|
|
||||||
// It is said that we should start core1 after all core0 launched
|
|
||||||
start_other_cores();
|
|
||||||
wait_all_other_cores_started(bsp_apicid);
|
|
||||||
#endif
|
|
||||||
|
|
||||||
needs_reset |= ht_setup_chains_x();
|
|
||||||
|
|
||||||
if (needs_reset) {
|
|
||||||
printk(BIOS_INFO, "ht reset -\n");
|
|
||||||
soft_reset();
|
|
||||||
}
|
|
||||||
|
|
||||||
allow_all_aps_stop(bsp_apicid);
|
|
||||||
|
|
||||||
nodes = get_nodes();
|
|
||||||
//It's the time to set ctrl now;
|
|
||||||
fill_mem_ctrl(nodes, ctrl, spd_addr);
|
|
||||||
|
|
||||||
enable_smbus();
|
|
||||||
|
|
||||||
memreset_setup();
|
|
||||||
sdram_initialize(nodes, ctrl);
|
|
||||||
|
|
||||||
#if 0
|
|
||||||
dump_pci_devices();
|
|
||||||
#endif
|
|
||||||
|
|
||||||
post_cache_as_ram();
|
|
||||||
}
|
|
||||||
Loading…
Reference in New Issue