GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Drop SuperIO nuvoton/nct6776 

All boards using this SuperIO have been removed from the tree already.

Change-Id: Ic5604c75de249b945dca58aa904edec86558d3ec
Signed-off-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Reviewed-on: http://review.coreboot.org/12241
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
This commit is contained in:
Stefan Reinauer 2015-10-28 18:09:55 -07:00
parent 6c4ea738ff
commit 53552cc08c
5 changed files with 0 additions and 182 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/superio/nuvoton/Kconfig
View File

@ -33,9 +33,6 @@ config SUPERIO_NUVOTON_NCT5572D
bool bool
select SUPERIO_NUVOTON_COMMON_ROMSTAGE select SUPERIO_NUVOTON_COMMON_ROMSTAGE
config SUPERIO_NUVOTON_NCT6776
bool
select SUPERIO_NUVOTON_COMMON_ROMSTAGE
config SUPERIO_NUVOTON_NCT6779D config SUPERIO_NUVOTON_NCT6779D
bool bool
select SUPERIO_NUVOTON_COMMON_ROMSTAGE select SUPERIO_NUVOTON_COMMON_ROMSTAGE

1
src/superio/nuvoton/Makefile.inc
View File

@ -23,5 +23,4 @@ romstage-$(CONFIG_SUPERIO_NUVOTON_COMMON_ROMSTAGE) += common/early_serial.c
subdirs-$(CONFIG_SUPERIO_NUVOTON_WPCM450) += wpcm450 subdirs-$(CONFIG_SUPERIO_NUVOTON_WPCM450) += wpcm450
subdirs-$(CONFIG_SUPERIO_NUVOTON_NCT5104D) += nct5104d subdirs-$(CONFIG_SUPERIO_NUVOTON_NCT5104D) += nct5104d
subdirs-$(CONFIG_SUPERIO_NUVOTON_NCT5572D) += nct5572d subdirs-$(CONFIG_SUPERIO_NUVOTON_NCT5572D) += nct5572d
subdirs-$(CONFIG_SUPERIO_NUVOTON_NCT6776) += nct6776
subdirs-$(CONFIG_SUPERIO_NUVOTON_NCT6779D) += nct6779d subdirs-$(CONFIG_SUPERIO_NUVOTON_NCT6779D) += nct6779d

22
src/superio/nuvoton/nct6776/Makefile.inc
View File

@ -1,22 +0,0 @@
##
## This file is part of the coreboot project.
##
## Copyright (C) 2011 - 2012 Advanced Micro Devices, Inc.
## Copyright (C) 2014 Felix Held <felix-coreboot@felixheld.de>
##
## This program is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; either version 2 of the License, or
## (at your option) any later version.
##
## This program is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
## GNU General Public License for more details.
##
## You should have received a copy of the GNU General Public License
## along with this program; if not, write to the Free Software
## Foundation, Inc.
##
ramstage-$(CONFIG_SUPERIO_NUVOTON_NCT6776) += superio.c

62
src/superio/nuvoton/nct6776/nct6776.h
View File

@ -1,62 +0,0 @@
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2014 Felix Held <felix-coreboot@felixheld.de>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc.
*/
/* Both NCT6776D and NCT6776F package variants are supported. */
#ifndef SUPERIO_NUVOTON_NCT6776_H
#define SUPERIO_NUVOTON_NCT6776_H
/* Logical Device Numbers (LDN). */
#define NCT6776_FDC 0x00 /* Floppy */
#define NCT6776_PP 0x01 /* Parallel port */
#define NCT6776_SP1 0x02 /* Com1 */
#define NCT6776_SP2 0x03 /* Com2 & IR */
#define NCT6776_KBC 0x05 /* PS/2 keyboard and mouse */
#define NCT6776_CIR 0x06
#define NCT6776_GPIO6789_V 0x07
#define NCT6776_WDT1_GPIO01A_V 0x08
#define NCT6776_GPIO1234567_V 0x09
#define NCT6776_ACPI 0x0A
#define NCT6776_HWM_FPLED 0x0B /* Hardware monitor & front LED */
#define NCT6776_VID 0x0D
#define NCT6776_CIRWKUP 0x0E /* CIR wakeup */
#define NCT6776_GPIO_PP_OD 0x0F /* GPIO Push-Pull/Open drain select */
#define NCT6776_SVID 0x14
#define NCT6776_DSLP 0x16 /* Deep sleep */
#define NCT6776_GPIOA_LDN 0x17
/* virtual LDN for GPIO and WDT */
#define NCT6776_WDT1 ((0 << 8) | NCT6776_WDT1_GPIO01A_V)
#define NCT6776_GPIOBASE ((0 << 8) | NCT6776_WDT1_GPIO01A_V) //?
#define NCT6776_GPIO0 ((1 << 8) | NCT6776_WDT1_GPIO01A_V)
#define NCT6776_GPIO1 ((1 << 8) | NCT6776_GPIO1234567_V)
#define NCT6776_GPIO2 ((2 << 8) | NCT6776_GPIO1234567_V)
#define NCT6776_GPIO3 ((3 << 8) | NCT6776_GPIO1234567_V)
#define NCT6776_GPIO4 ((4 << 8) | NCT6776_GPIO1234567_V)
#define NCT6776_GPIO5 ((5 << 8) | NCT6776_GPIO1234567_V)
#define NCT6776_GPIO6 ((6 << 8) | NCT6776_GPIO1234567_V)
#define NCT6776_GPIO7 ((7 << 8) | NCT6776_GPIO1234567_V)
#define NCT6776_GPIO8 ((0 << 8) | NCT6776_GPIO6789_V)
#define NCT6776_GPIO9 ((1 << 8) | NCT6776_GPIO6789_V)
#define NCT6776_GPIOA ((2 << 8) | NCT6776_WDT1_GPIO01A_V)
#endif /* SUPERIO_NUVOTON_NCT6776_H */

94
src/superio/nuvoton/nct6776/superio.c
View File

@ -1,94 +0,0 @@
/*
* This file is part of the coreboot project.
*
* Copyright (C) 2011 Advanced Micro Devices, Inc.
* Copyright (C) 2014 Felix Held <felix-coreboot@felixheld.de>
* Copyright (C) 2014 Edward O'Callaghan <eocallaghan@alterapraxis.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc.
*/
#include <arch/io.h>
#include <device/device.h>
#include <device/pnp.h>
#include <pc80/keyboard.h>
#include <stdlib.h>
#include <superio/conf_mode.h>
#include "nct6776.h"
/* Both NCT6776D and NCT6776F package variants are supported. */
static void nct6776_init(struct device *dev)
{
if (!dev->enabled)
return;
switch(dev->path.pnp.device) {
/* TODO: Might potentially need code for HWM or FDC etc. */
case NCT6776_KBC:
pc_keyboard_init();
break;
}
}
static struct device_operations ops = {
.read_resources = pnp_read_resources,
.set_resources = pnp_set_resources,
.enable_resources = pnp_enable_resources,
.enable = pnp_alt_enable,
.init = nct6776_init,
.ops_pnp_mode = &pnp_conf_mode_8787_aa,
};
static struct pnp_info pnp_dev_info[] = {
{ &ops, NCT6776_FDC, PNP_IO0 | PNP_IRQ0 | PNP_DRQ0, {0x0ff8, 0}, },
{ &ops, NCT6776_PP, PNP_IO0 | PNP_IRQ0 | PNP_DRQ0, {0x0ff8, 0}, },
{ &ops, NCT6776_SP1, PNP_IO0 | PNP_IRQ0, {0x0ff8, 0}, },
{ &ops, NCT6776_SP2, PNP_IO0 | PNP_IRQ0, {0x0ff8, 0}, },
{ &ops, NCT6776_KBC, PNP_IO0 | PNP_IO1 | PNP_IRQ0 | PNP_IRQ1, {0x0fff, 0}, {0x0fff, 4}, },
{ &ops, NCT6776_CIR, PNP_IO0 | PNP_IRQ0, {0x0ff8, 0}, },
{ &ops, NCT6776_ACPI},
{ &ops, NCT6776_HWM_FPLED, PNP_IO0 | PNP_IO1 | PNP_IRQ0, {0x0ffe, 0}, {0x0ffe, 4}, },
{ &ops, NCT6776_VID},
{ &ops, NCT6776_CIRWKUP, PNP_IO0 | PNP_IRQ0, {0x0ff8, 0}, },
{ &ops, NCT6776_GPIO_PP_OD},
{ &ops, NCT6776_SVID},
{ &ops, NCT6776_DSLP},
{ &ops, NCT6776_GPIOA_LDN},
{ &ops, NCT6776_WDT1},
{ &ops, NCT6776_GPIOBASE, PNP_IO0, {0x0ff8, 0}, },
{ &ops, NCT6776_GPIO0},
{ &ops, NCT6776_GPIO1},
{ &ops, NCT6776_GPIO2},
{ &ops, NCT6776_GPIO3},
{ &ops, NCT6776_GPIO4},
{ &ops, NCT6776_GPIO5},
{ &ops, NCT6776_GPIO6},
{ &ops, NCT6776_GPIO7},
{ &ops, NCT6776_GPIO8},
{ &ops, NCT6776_GPIO9},
{ &ops, NCT6776_GPIOA},
};
static void enable_dev(struct device *dev)
{
pnp_enable_devices(dev, &ops, ARRAY_SIZE(pnp_dev_info), pnp_dev_info);
}
struct chip_operations superio_nuvoton_nct6776_ops = {
CHIP_NAME("NUVOTON NCT6776 Super I/O")
.enable_dev = enable_dev,
};