mb/google/octopus: Add method to set GPIOs in romstage

Add method variant_romstage_gpio_table() with empty weak implementation
to allow variants to override as needed for touchscreen power
sequencing (to be implemented in a subsequent commit). Call method
in romstage to program any GPIOs the variant may need to set.

TEST=tested with rest of patch train

Change-Id: I4a8e11945ae64b000051989089e0ebae22896c6b
Signed-off-by: Matt DeVillier <matt.devillier@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/70905
Reviewed-by: Raul Rangel <rrangel@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Matt DeVillier 2022-12-17 11:45:40 -06:00 committed by Felix Held
parent 0822ce8b08
commit 53bf72b131
4 changed files with 16 additions and 0 deletions

View File

@ -5,13 +5,20 @@
#include <console/console.h> #include <console/console.h>
#include <ec/google/chromeec/ec.h> #include <ec/google/chromeec/ec.h>
#include <memory_info.h> #include <memory_info.h>
#include <soc/gpio.h>
#include <soc/meminit.h> #include <soc/meminit.h>
#include <soc/romstage.h> #include <soc/romstage.h>
void mainboard_memory_init_params(FSPM_UPD *memupd) void mainboard_memory_init_params(FSPM_UPD *memupd)
{ {
const struct pad_config *pads;
size_t pads_num;
meminit_lpddr4_by_sku(&memupd->FspmConfig, meminit_lpddr4_by_sku(&memupd->FspmConfig,
variant_lpddr4_config(), variant_memory_sku()); variant_lpddr4_config(), variant_memory_sku());
pads = variant_romstage_gpio_table(&pads_num);
gpio_configure_pads(pads, pads_num);
} }
static void save_dimm_info_by_sku_config(void) static void save_dimm_info_by_sku_config(void)

View File

@ -1,6 +1,7 @@
bootblock-y += gpio.c bootblock-y += gpio.c
romstage-y += memory.c romstage-y += memory.c
romstage-y += gpio.c
ramstage-y += gpio.c ramstage-y += gpio.c
ramstage-y += nhlt.c ramstage-y += nhlt.c

View File

@ -377,6 +377,13 @@ variant_sleep_gpio_table(size_t *num, int slp_typ)
return sleep_gpio_table; return sleep_gpio_table;
} }
const struct pad_config *__weak
variant_romstage_gpio_table(size_t *num)
{
*num = 0;
return NULL;
}
static const struct cros_gpio cros_gpios[] = { static const struct cros_gpio cros_gpios[] = {
CROS_GPIO_REC_AL(CROS_GPIO_VIRTUAL, CROS_GPIO_DEVICE_NAME), CROS_GPIO_REC_AL(CROS_GPIO_VIRTUAL, CROS_GPIO_DEVICE_NAME),
CROS_GPIO_WP_AH(PAD_SCC(GPIO_PCH_WP), GPIO_COMM_SCC_NAME), CROS_GPIO_WP_AH(PAD_SCC(GPIO_PCH_WP), GPIO_COMM_SCC_NAME),

View File

@ -15,6 +15,7 @@ const struct pad_config *variant_override_gpio_table(size_t *num);
const struct pad_config *variant_early_gpio_table(size_t *num); const struct pad_config *variant_early_gpio_table(size_t *num);
const struct pad_config *variant_early_override_gpio_table(size_t *num); const struct pad_config *variant_early_override_gpio_table(size_t *num);
const struct pad_config *variant_sleep_gpio_table(size_t *num, int slp_typ); const struct pad_config *variant_sleep_gpio_table(size_t *num, int slp_typ);
const struct pad_config *variant_romstage_gpio_table(size_t *num);
/* Baseboard default swizzle. Can be reused if swizzle is same. */ /* Baseboard default swizzle. Can be reused if swizzle is same. */
extern const struct lpddr4_swizzle_cfg baseboard_lpddr4_swizzle; extern const struct lpddr4_swizzle_cfg baseboard_lpddr4_swizzle;