intel: Remove pstate_coord_type.
Not used anywhere. Change-Id: I9bab092d285aaebdf9283ba08e23197f9785b3a6 Signed-off-by: Vladimir Serbinenko <phcoder@gmail.com> Reviewed-on: http://review.coreboot.org/10329 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Patrick Georgi <pgeorgi@google.com> Reviewed-by: Nicolas Reinecke <nr@das-labor.org>
This commit is contained in:
Vladimir Serbinenko
parent
6f163a64c9
commit
5477dca223
|
|
@ -23,8 +23,6 @@
|
|||
struct cpu_intel_fsp_model_206ax_config {
|
||||
u8 disable_acpi; /* Do not generate CPU ACPI tables */
|
||||
|
||||
u8 pstate_coord_type; /* Processor Coordination Type */
|
||||
|
||||
int c1_battery; /* ACPI C1 on Battery Power */
|
||||
int c2_battery; /* ACPI C2 on Battery Power */
|
||||
int c3_battery; /* ACPI C3 on Battery Power */
|
||||
|
|
|
|||
|
|
@ -24,8 +24,6 @@
|
|||
#define SPEEDSTEP_APIC_MAGIC 0xACAC
|
||||
|
||||
struct cpu_intel_fsp_model_406dx_config {
|
||||
u8 pstate_coord_type; /* Processor Coordination Type */
|
||||
|
||||
int c1_battery; /* ACPI C1 on Battery Power */
|
||||
int c2_battery; /* ACPI C2 on Battery Power */
|
||||
int c3_battery; /* ACPI C3 on Battery Power */
|
||||
|
|
|
|||
|
|
@ -25,8 +25,6 @@ extern struct chip_operations cpu_intel_haswell_ops;
|
|||
struct cpu_intel_haswell_config {
|
||||
u8 disable_acpi; /* Do not generate CPU ACPI tables */
|
||||
|
||||
u8 pstate_coord_type; /* Processor Coordination Type */
|
||||
|
||||
int c1_battery; /* ACPI C1 on Battery Power */
|
||||
int c2_battery; /* ACPI C2 on Battery Power */
|
||||
int c3_battery; /* ACPI C3 on Battery Power */
|
||||
|
|
|
|||
|
|
@ -23,8 +23,6 @@
|
|||
struct cpu_intel_model_2065x_config {
|
||||
u8 disable_acpi; /* Do not generate CPU ACPI tables */
|
||||
|
||||
u8 pstate_coord_type; /* Processor Coordination Type */
|
||||
|
||||
int c1_battery; /* ACPI C1 on Battery Power */
|
||||
int c2_battery; /* ACPI C2 on Battery Power */
|
||||
int c3_battery; /* ACPI C3 on Battery Power */
|
||||
|
|
|
|||
|
|
@ -23,8 +23,6 @@
|
|||
struct cpu_intel_model_206ax_config {
|
||||
u8 disable_acpi; /* Do not generate CPU ACPI tables */
|
||||
|
||||
u8 pstate_coord_type; /* Processor Coordination Type */
|
||||
|
||||
int c1_battery; /* ACPI C1 on Battery Power */
|
||||
int c2_battery; /* ACPI C2 on Battery Power */
|
||||
int c3_battery; /* ACPI C3 on Battery Power */
|
||||
|
|
|
|||
|
|
@ -8,7 +8,6 @@ chip northbridge/intel/sandybridge
|
|||
device lapic 0 on end
|
||||
end
|
||||
chip cpu/intel/model_206ax
|
||||
register "pstate_coord_type" = "0xfe"
|
||||
register "c1_acpower" = "1"
|
||||
register "c2_acpower" = "3"
|
||||
register "c3_acpower" = "5"
|
||||
|
|
|
|||
|
|
@ -7,7 +7,6 @@ chip northbridge/intel/sandybridge
|
|||
device lapic 0 on end
|
||||
end
|
||||
chip cpu/intel/model_206ax
|
||||
register "pstate_coord_type" = "0xfe"
|
||||
register "c1_acpower" = "1"
|
||||
register "c2_acpower" = "3"
|
||||
register "c3_acpower" = "5"
|
||||
|
|
|
|||
|
|
@ -25,9 +25,6 @@ chip northbridge/intel/sandybridge
|
|||
# Magic APIC ID to locate this chip
|
||||
device lapic 0xACAC off end
|
||||
|
||||
# Coordinate with HW_ALL
|
||||
register "pstate_coord_type" = "0xfe"
|
||||
|
||||
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
|
||||
register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3)
|
||||
register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7)
|
||||
|
|
|
|||
|
|
@ -26,9 +26,6 @@ chip northbridge/intel/sandybridge
|
|||
# Magic APIC ID to locate this chip
|
||||
device lapic 0xACAC off end
|
||||
|
||||
# Coordinate with HW_ALL
|
||||
register "pstate_coord_type" = "0xfe"
|
||||
|
||||
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
|
||||
register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3)
|
||||
register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7)
|
||||
|
|
|
|||
|
|
@ -26,9 +26,6 @@ chip northbridge/intel/sandybridge
|
|||
# Magic APIC ID to locate this chip
|
||||
device lapic 0xACAC off end
|
||||
|
||||
# Coordinate with HW_ALL
|
||||
register "pstate_coord_type" = "0xfe"
|
||||
|
||||
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
|
||||
register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3)
|
||||
register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7)
|
||||
|
|
|
|||
|
|
@ -22,9 +22,6 @@ chip northbridge/intel/sandybridge
|
|||
# Magic APIC ID to locate this chip
|
||||
device lapic 0xACAC off end
|
||||
|
||||
# Coordinate with HW_ALL
|
||||
register "pstate_coord_type" = "0xfe"
|
||||
|
||||
register "tcc_offset" = "5" # TCC of 95C
|
||||
|
||||
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
|
||||
|
|
|
|||
|
|
@ -11,9 +11,6 @@ chip northbridge/intel/sandybridge
|
|||
# Magic APIC ID to locate this chip
|
||||
device lapic 0xACAC off end
|
||||
|
||||
# Coordinate with HW_ALL
|
||||
register "pstate_coord_type" = "0xfe" # TODO: This is never read.
|
||||
|
||||
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
|
||||
register "c2_acpower" = "4" # ACPI(C2) = MWAIT(C3)
|
||||
register "c3_acpower" = "0" # ACPI(C3) = MWAIT(C7)
|
||||
|
|
|
|||
|
|
@ -27,9 +27,6 @@ chip northbridge/intel/sandybridge
|
|||
# Magic APIC ID to locate this chip
|
||||
device lapic 0xACAC off end
|
||||
|
||||
# Coordinate with HW_ALL
|
||||
register "pstate_coord_type" = "0xfe"
|
||||
|
||||
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
|
||||
register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3)
|
||||
register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7)
|
||||
|
|
|
|||
|
|
@ -27,9 +27,6 @@ chip northbridge/intel/sandybridge
|
|||
# Magic APIC ID to locate this chip
|
||||
device lapic 0xACAC off end
|
||||
|
||||
# Coordinate with HW_ALL
|
||||
register "pstate_coord_type" = "0xfe"
|
||||
|
||||
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
|
||||
register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3)
|
||||
register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7)
|
||||
|
|
|
|||
|
|
@ -28,9 +28,6 @@ chip northbridge/intel/sandybridge
|
|||
# Magic APIC ID to locate this chip
|
||||
device lapic 0xACAC off end
|
||||
|
||||
# Coordinate with HW_ALL
|
||||
register "pstate_coord_type" = "0xfe"
|
||||
|
||||
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
|
||||
register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3)
|
||||
register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7)
|
||||
|
|
|
|||
|
|
@ -28,9 +28,6 @@ chip northbridge/intel/sandybridge
|
|||
# Magic APIC ID to locate this chip
|
||||
device lapic 0xACAC off end
|
||||
|
||||
# Coordinate with HW_ALL
|
||||
register "pstate_coord_type" = "0xfe"
|
||||
|
||||
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
|
||||
register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3)
|
||||
register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7)
|
||||
|
|
|
|||
|
|
@ -28,9 +28,6 @@ chip northbridge/intel/sandybridge
|
|||
# Magic APIC ID to locate this chip
|
||||
device lapic 0xACAC off end
|
||||
|
||||
# Coordinate with HW_ALL
|
||||
register "pstate_coord_type" = "0xfe"
|
||||
|
||||
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
|
||||
register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3)
|
||||
register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7)
|
||||
|
|
|
|||
|
|
@ -28,9 +28,6 @@ chip northbridge/intel/sandybridge
|
|||
# Magic APIC ID to locate this chip
|
||||
device lapic 0xACAC off end
|
||||
|
||||
# Coordinate with HW_ALL
|
||||
register "pstate_coord_type" = "0xfe"
|
||||
|
||||
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
|
||||
register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3)
|
||||
register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7)
|
||||
|
|
|
|||
|
|
@ -22,9 +22,6 @@ chip northbridge/intel/sandybridge
|
|||
# Magic APIC ID to locate this chip
|
||||
device lapic 0xACAC off end
|
||||
|
||||
# Coordinate with HW_ALL
|
||||
register "pstate_coord_type" = "0xfe"
|
||||
|
||||
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
|
||||
register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3)
|
||||
register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7)
|
||||
|
|
|
|||
Loading…
Reference in New Issue