GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

intel: Remove pstate_coord_type. 

Not used anywhere.

Change-Id: I9bab092d285aaebdf9283ba08e23197f9785b3a6
Signed-off-by: Vladimir Serbinenko <phcoder@gmail.com>
Reviewed-on: http://review.coreboot.org/10329
Tested-by: build bot (Jenkins)
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Reviewed-by: Nicolas Reinecke <nr@das-labor.org>
This commit is contained in:
Vladimir Serbinenko 2015-05-27 21:07:09 +02:00
parent 6f163a64c9
commit 5477dca223
19 changed files with 0 additions and 48 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/cpu/intel/fsp_model_206ax/chip.h
View File

@ -23,8 +23,6 @@
struct cpu_intel_fsp_model_206ax_config { struct cpu_intel_fsp_model_206ax_config {
u8 disable_acpi; /* Do not generate CPU ACPI tables */ u8 disable_acpi; /* Do not generate CPU ACPI tables */
u8 pstate_coord_type; /* Processor Coordination Type */
int c1_battery; /* ACPI C1 on Battery Power */ int c1_battery; /* ACPI C1 on Battery Power */
int c2_battery; /* ACPI C2 on Battery Power */ int c2_battery; /* ACPI C2 on Battery Power */
int c3_battery; /* ACPI C3 on Battery Power */ int c3_battery; /* ACPI C3 on Battery Power */

2
src/cpu/intel/fsp_model_406dx/chip.h
View File

@ -24,8 +24,6 @@
#define SPEEDSTEP_APIC_MAGIC 0xACAC #define SPEEDSTEP_APIC_MAGIC 0xACAC
struct cpu_intel_fsp_model_406dx_config { struct cpu_intel_fsp_model_406dx_config {
u8 pstate_coord_type; /* Processor Coordination Type */
int c1_battery; /* ACPI C1 on Battery Power */ int c1_battery; /* ACPI C1 on Battery Power */
int c2_battery; /* ACPI C2 on Battery Power */ int c2_battery; /* ACPI C2 on Battery Power */
int c3_battery; /* ACPI C3 on Battery Power */ int c3_battery; /* ACPI C3 on Battery Power */

2
src/cpu/intel/haswell/chip.h
View File

@ -25,8 +25,6 @@ extern struct chip_operations cpu_intel_haswell_ops;
struct cpu_intel_haswell_config { struct cpu_intel_haswell_config {
u8 disable_acpi; /* Do not generate CPU ACPI tables */ u8 disable_acpi; /* Do not generate CPU ACPI tables */
u8 pstate_coord_type; /* Processor Coordination Type */
int c1_battery; /* ACPI C1 on Battery Power */ int c1_battery; /* ACPI C1 on Battery Power */
int c2_battery; /* ACPI C2 on Battery Power */ int c2_battery; /* ACPI C2 on Battery Power */
int c3_battery; /* ACPI C3 on Battery Power */ int c3_battery; /* ACPI C3 on Battery Power */

2
src/cpu/intel/model_2065x/chip.h
View File

@ -23,8 +23,6 @@
struct cpu_intel_model_2065x_config { struct cpu_intel_model_2065x_config {
u8 disable_acpi; /* Do not generate CPU ACPI tables */ u8 disable_acpi; /* Do not generate CPU ACPI tables */
u8 pstate_coord_type; /* Processor Coordination Type */
int c1_battery; /* ACPI C1 on Battery Power */ int c1_battery; /* ACPI C1 on Battery Power */
int c2_battery; /* ACPI C2 on Battery Power */ int c2_battery; /* ACPI C2 on Battery Power */
int c3_battery; /* ACPI C3 on Battery Power */ int c3_battery; /* ACPI C3 on Battery Power */

2
src/cpu/intel/model_206ax/chip.h
View File

@ -23,8 +23,6 @@
struct cpu_intel_model_206ax_config { struct cpu_intel_model_206ax_config {
u8 disable_acpi; /* Do not generate CPU ACPI tables */ u8 disable_acpi; /* Do not generate CPU ACPI tables */
u8 pstate_coord_type; /* Processor Coordination Type */
int c1_battery; /* ACPI C1 on Battery Power */ int c1_battery; /* ACPI C1 on Battery Power */
int c2_battery; /* ACPI C2 on Battery Power */ int c2_battery; /* ACPI C2 on Battery Power */
int c3_battery; /* ACPI C3 on Battery Power */ int c3_battery; /* ACPI C3 on Battery Power */

1
src/mainboard/gigabyte/ga-b75m-d3h/devicetree.cb
View File

@ -8,7 +8,6 @@ chip northbridge/intel/sandybridge
device lapic 0 on end device lapic 0 on end
end end
chip cpu/intel/model_206ax chip cpu/intel/model_206ax
register "pstate_coord_type" = "0xfe"
register "c1_acpower" = "1" register "c1_acpower" = "1"
register "c2_acpower" = "3" register "c2_acpower" = "3"
register "c3_acpower" = "5" register "c3_acpower" = "5"

1
src/mainboard/gigabyte/ga-b75m-d3v/devicetree.cb
View File

@ -7,7 +7,6 @@ chip northbridge/intel/sandybridge
device lapic 0 on end device lapic 0 on end
end end
chip cpu/intel/model_206ax chip cpu/intel/model_206ax
register "pstate_coord_type" = "0xfe"
register "c1_acpower" = "1" register "c1_acpower" = "1"
register "c2_acpower" = "3" register "c2_acpower" = "3"
register "c3_acpower" = "5" register "c3_acpower" = "5"

3
src/mainboard/google/butterfly/devicetree.cb
View File

@ -25,9 +25,6 @@ chip northbridge/intel/sandybridge
# Magic APIC ID to locate this chip # Magic APIC ID to locate this chip
device lapic 0xACAC off end device lapic 0xACAC off end
# Coordinate with HW_ALL
register "pstate_coord_type" = "0xfe"
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1) register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3) register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3)
register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7) register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7)

3
src/mainboard/google/link/devicetree.cb
View File

@ -26,9 +26,6 @@ chip northbridge/intel/sandybridge
# Magic APIC ID to locate this chip # Magic APIC ID to locate this chip
device lapic 0xACAC off end device lapic 0xACAC off end
# Coordinate with HW_ALL
register "pstate_coord_type" = "0xfe"
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1) register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3) register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3)
register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7) register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7)

3
src/mainboard/google/parrot/devicetree.cb
View File

@ -26,9 +26,6 @@ chip northbridge/intel/sandybridge
# Magic APIC ID to locate this chip # Magic APIC ID to locate this chip
device lapic 0xACAC off end device lapic 0xACAC off end
# Coordinate with HW_ALL
register "pstate_coord_type" = "0xfe"
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1) register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3) register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3)
register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7) register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7)

3
src/mainboard/google/stout/devicetree.cb
View File

@ -22,9 +22,6 @@ chip northbridge/intel/sandybridge
# Magic APIC ID to locate this chip # Magic APIC ID to locate this chip
device lapic 0xACAC off end device lapic 0xACAC off end
# Coordinate with HW_ALL
register "pstate_coord_type" = "0xfe"
register "tcc_offset" = "5" # TCC of 95C register "tcc_offset" = "5" # TCC of 95C
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1) register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)

3
src/mainboard/kontron/ktqm77/devicetree.cb
View File

@ -11,9 +11,6 @@ chip northbridge/intel/sandybridge
# Magic APIC ID to locate this chip # Magic APIC ID to locate this chip
device lapic 0xACAC off end device lapic 0xACAC off end
# Coordinate with HW_ALL
register "pstate_coord_type" = "0xfe" # TODO: This is never read.
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1) register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
register "c2_acpower" = "4" # ACPI(C2) = MWAIT(C3) register "c2_acpower" = "4" # ACPI(C2) = MWAIT(C3)
register "c3_acpower" = "0" # ACPI(C3) = MWAIT(C7) register "c3_acpower" = "0" # ACPI(C3) = MWAIT(C7)

3
src/mainboard/lenovo/t420s/devicetree.cb
View File

@ -27,9 +27,6 @@ chip northbridge/intel/sandybridge
# Magic APIC ID to locate this chip # Magic APIC ID to locate this chip
device lapic 0xACAC off end device lapic 0xACAC off end
# Coordinate with HW_ALL
register "pstate_coord_type" = "0xfe"
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1) register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3) register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3)
register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7) register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7)

3
src/mainboard/lenovo/t430s/devicetree.cb
View File

@ -27,9 +27,6 @@ chip northbridge/intel/sandybridge
# Magic APIC ID to locate this chip # Magic APIC ID to locate this chip
device lapic 0xACAC off end device lapic 0xACAC off end
# Coordinate with HW_ALL
register "pstate_coord_type" = "0xfe"
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1) register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3) register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3)
register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7) register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7)

3
src/mainboard/lenovo/t520/devicetree.cb
View File

@ -28,9 +28,6 @@ chip northbridge/intel/sandybridge
# Magic APIC ID to locate this chip # Magic APIC ID to locate this chip
device lapic 0xACAC off end device lapic 0xACAC off end
# Coordinate with HW_ALL
register "pstate_coord_type" = "0xfe"
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1) register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3) register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3)
register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7) register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7)

3
src/mainboard/lenovo/t530/devicetree.cb
View File

@ -28,9 +28,6 @@ chip northbridge/intel/sandybridge
# Magic APIC ID to locate this chip # Magic APIC ID to locate this chip
device lapic 0xACAC off end device lapic 0xACAC off end
# Coordinate with HW_ALL
register "pstate_coord_type" = "0xfe"
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1) register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3) register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3)
register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7) register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7)

3
src/mainboard/lenovo/x220/devicetree.cb
View File

@ -28,9 +28,6 @@ chip northbridge/intel/sandybridge
# Magic APIC ID to locate this chip # Magic APIC ID to locate this chip
device lapic 0xACAC off end device lapic 0xACAC off end
# Coordinate with HW_ALL
register "pstate_coord_type" = "0xfe"
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1) register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3) register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3)
register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7) register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7)

3
src/mainboard/lenovo/x230/devicetree.cb
View File

@ -28,9 +28,6 @@ chip northbridge/intel/sandybridge
# Magic APIC ID to locate this chip # Magic APIC ID to locate this chip
device lapic 0xACAC off end device lapic 0xACAC off end
# Coordinate with HW_ALL
register "pstate_coord_type" = "0xfe"
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1) register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3) register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3)
register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7) register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7)

3
src/mainboard/samsung/lumpy/devicetree.cb
View File

@ -22,9 +22,6 @@ chip northbridge/intel/sandybridge
# Magic APIC ID to locate this chip # Magic APIC ID to locate this chip
device lapic 0xACAC off end device lapic 0xACAC off end
# Coordinate with HW_ALL
register "pstate_coord_type" = "0xfe"
register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1) register "c1_acpower" = "1" # ACPI(C1) = MWAIT(C1)
register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3) register "c2_acpower" = "3" # ACPI(C2) = MWAIT(C3)
register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7) register "c3_acpower" = "5" # ACPI(C3) = MWAIT(C7)