inteltool: Add Intel i63xx I/O Controller Hub
Change-Id: Iaea7e4d1b206d43661ecb61d2ae517723fb8d008 Signed-off-by: Sven Schnelle <svens@stackframe.org> Reviewed-on: http://review.coreboot.org/356 Tested-by: build bot (Jenkins)
This commit is contained in:
parent
4c2bfb6256
commit
54a5aedec6
|
@ -203,6 +203,24 @@ static const io_register_t ich10_gpio_registers[] = {
|
|||
{ 0x7c, 4, "RESERVED" },
|
||||
};
|
||||
|
||||
static const io_register_t i631x_gpio_registers[] = {
|
||||
{ 0x00, 4, "GPIO_USE_SEL" },
|
||||
{ 0x04, 4, "GP_IO_SEL" },
|
||||
{ 0x08, 4, "RESERVED" },
|
||||
{ 0x0c, 4, "GP_LVL" },
|
||||
{ 0x10, 4, "RESERVED" },
|
||||
{ 0x14, 4, "RESERVED" },
|
||||
{ 0x18, 4, "GPO_BLINK" },
|
||||
{ 0x1c, 4, "RESERVED" },
|
||||
{ 0x20, 4, "RESERVED" },
|
||||
{ 0x24, 4, "RESERVED" },
|
||||
{ 0x28, 4, "RESERVED" },
|
||||
{ 0x2c, 4, "GPI_INV" },
|
||||
{ 0x30, 4, "GPIO_USE_SEL2" },
|
||||
{ 0x34, 4, "GP_IO_SEL2" },
|
||||
{ 0x38, 4, "GP_LVL2" },
|
||||
};
|
||||
|
||||
int print_gpios(struct pci_dev *sb)
|
||||
{
|
||||
int i, size;
|
||||
|
@ -269,6 +287,13 @@ int print_gpios(struct pci_dev *sb)
|
|||
gpio_registers = ich0_gpio_registers;
|
||||
size = ARRAY_SIZE(ich0_gpio_registers);
|
||||
break;
|
||||
|
||||
case PCI_DEVICE_ID_INTEL_I63XX:
|
||||
gpiobase = pci_read_word(sb, 0x48) & 0xfffc;
|
||||
gpio_registers = i631x_gpio_registers;
|
||||
size = ARRAY_SIZE(i631x_gpio_registers);
|
||||
break;
|
||||
|
||||
case PCI_DEVICE_ID_INTEL_82371XX:
|
||||
printf("This southbridge has GPIOs in the PM unit.\n");
|
||||
return 1;
|
||||
|
|
|
@ -82,6 +82,7 @@ static const struct {
|
|||
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82371XX, "82371AB/EB/MB" },
|
||||
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_X44, "82X38/X48" },
|
||||
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_32X0, "3200/3210" },
|
||||
{ PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_I63XX, "Intel 63xx I/O Controller Hub" },
|
||||
};
|
||||
|
||||
#ifndef __DARWIN__
|
||||
|
|
|
@ -84,7 +84,7 @@
|
|||
#define PCI_DEVICE_ID_INTEL_X58 0x3405
|
||||
#define PCI_DEVICE_ID_INTEL_SCH_POULSBO 0x8100
|
||||
#define PCI_DEVICE_ID_INTEL_ATOM_DXXX 0xa000
|
||||
|
||||
#define PCI_DEVICE_ID_INTEL_I63XX 0x2670
|
||||
/* untested, but almost identical to D-series */
|
||||
#define PCI_DEVICE_ID_INTEL_ATOM_NXXX 0xa010
|
||||
|
||||
|
|
|
@ -550,6 +550,51 @@ static const io_register_t i82371xx_pm_registers[] = {
|
|||
{ 0x37, 1, "GPOREG 3" },
|
||||
};
|
||||
|
||||
static const io_register_t i63xx_pm_registers[] = {
|
||||
{ 0x00, 2, "PM1_STS" },
|
||||
{ 0x02, 2, "PM1_EN" },
|
||||
{ 0x04, 4, "PM1_CNT" },
|
||||
{ 0x08, 4, "PM1_TMR" },
|
||||
{ 0x0c, 4, "RESERVED" },
|
||||
{ 0x10, 4, "PROC_CNT" },
|
||||
#if DANGEROUS_REGISTERS
|
||||
/* This register returns 0 on read, but reading it may cause
|
||||
* the system to enter C2 state, which might hang the system.
|
||||
*/
|
||||
{ 0x14, 1, "LV2" },
|
||||
{ 0x15, 1, "RESERVED" },
|
||||
{ 0x16, 2, "RESERVED" },
|
||||
#endif
|
||||
{ 0x18, 4, "RESERVED" },
|
||||
{ 0x1c, 4, "RESERVED" },
|
||||
{ 0x20, 4, "RESERVED" },
|
||||
{ 0x24, 4, "RESERVED" },
|
||||
{ 0x28, 4, "GPE0_STS" },
|
||||
{ 0x2C, 4, "GPE0_EN" },
|
||||
{ 0x30, 4, "SMI_EN" },
|
||||
{ 0x34, 4, "SMI_STS" },
|
||||
{ 0x38, 2, "ALT_GP_SMI_EN" },
|
||||
{ 0x3a, 2, "ALT_GP_SMI_STS" },
|
||||
{ 0x3c, 4, "RESERVED" },
|
||||
{ 0x40, 4, "RESERVED" },
|
||||
{ 0x44, 2, "DEVACT_STS" },
|
||||
{ 0x46, 2, "RESERVED" },
|
||||
{ 0x48, 4, "RESERVED" },
|
||||
{ 0x4c, 4, "RESERVED" },
|
||||
{ 0x50, 4, "RESERVED" },
|
||||
{ 0x54, 4, "C3_RES" },
|
||||
{ 0x58, 4, "RESERVED" },
|
||||
{ 0x5c, 4, "RESERVED" },
|
||||
{ 0x60, 1, "RESERVED" },
|
||||
{ 0x64, 4, "RESERVED" },
|
||||
{ 0x68, 4, "RESERVED" },
|
||||
{ 0x6c, 4, "RESERVED" },
|
||||
{ 0x70, 4, "RESERVED" },
|
||||
{ 0x74, 4, "RESERVED" },
|
||||
{ 0x78, 4, "RESERVED" },
|
||||
{ 0x7c, 4, "RESERVED" },
|
||||
};
|
||||
|
||||
int print_pmbase(struct pci_dev *sb, struct pci_access *pacc)
|
||||
{
|
||||
int i, size;
|
||||
|
@ -625,6 +670,13 @@ int print_pmbase(struct pci_dev *sb, struct pci_access *pacc)
|
|||
pm_registers = i82371xx_pm_registers;
|
||||
size = ARRAY_SIZE(i82371xx_pm_registers);
|
||||
break;
|
||||
|
||||
case PCI_DEVICE_ID_INTEL_I63XX:
|
||||
pmbase = pci_read_word(sb, 0x40) & 0xfffc;
|
||||
pm_registers = i63xx_pm_registers;
|
||||
size = ARRAY_SIZE(i63xx_pm_registers);
|
||||
break;
|
||||
|
||||
case 0x1234: // Dummy for non-existent functionality
|
||||
printf("This southbridge does not have PMBASE.\n");
|
||||
return 1;
|
||||
|
|
|
@ -46,6 +46,7 @@ int print_rcba(struct pci_dev *sb)
|
|||
case PCI_DEVICE_ID_INTEL_ICH9ME:
|
||||
case PCI_DEVICE_ID_INTEL_ICH10R:
|
||||
case PCI_DEVICE_ID_INTEL_NM10:
|
||||
case PCI_DEVICE_ID_INTEL_I63XX:
|
||||
rcba_phys = pci_read_long(sb, 0xf0) & 0xfffffffe;
|
||||
break;
|
||||
case PCI_DEVICE_ID_INTEL_ICH:
|
||||
|
|
Loading…
Reference in New Issue