intel/skylake: Remove check for Microcode loaded by ME
This method of reporting has been removed from the current Skylake ME binaries so is no longer needed. Change-Id: I774982146c19f37418f5aee29ae8883fcd3d0c8c Signed-off-by: Martin Roth <martinroth@google.com> Reviewed-on: https://review.coreboot.org/12854 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org> Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
This commit is contained in:
parent
8e6b0a2ae2
commit
5559e8935e
|
@ -171,32 +171,11 @@ static void check_for_clean_reset(void)
|
|||
soft_reset();
|
||||
}
|
||||
|
||||
static void patch_microcode(void)
|
||||
{
|
||||
const struct microcode *patch;
|
||||
u32 current_rev;
|
||||
msr_t msr;
|
||||
|
||||
patch = intel_microcode_find();
|
||||
|
||||
current_rev = read_microcode_rev();
|
||||
|
||||
/* If PRMRR/SGX is supported the FIT microcode load step will set
|
||||
* msr 0x08b with the Patch revision id one less than the id in the
|
||||
* microcode binary. The PRMRR support is indicated in the MSR
|
||||
* MTRRCAP[12]. Check for this feature and avoid reloading the
|
||||
* same microcode during early cpu initialization.
|
||||
*/
|
||||
msr = rdmsr(MTRR_CAP_MSR);
|
||||
if ((msr.lo & PRMRR_SUPPORTED) && (current_rev != patch->rev - 1))
|
||||
intel_update_microcode_from_cbfs();
|
||||
}
|
||||
|
||||
static void bootblock_cpu_init(void)
|
||||
{
|
||||
/* Set flex ratio and reset if needed */
|
||||
set_flex_ratio_to_tdp_nominal();
|
||||
check_for_clean_reset();
|
||||
enable_rom_caching();
|
||||
patch_microcode();
|
||||
intel_update_microcode_from_cbfs();
|
||||
}
|
||||
|
|
Loading…
Reference in New Issue